期刊文献+

基于NoC的容错路由算法 被引量:2

Fault-tolerant Routing Algorithm of NoC
下载PDF
导出
摘要 各种各样的软件和硬件上的错误都会破坏网络的数据传输,因此研究No C网络的容错算法是非常必要的。在基于XY路由算法的基础上提出了改进的容错路由算法,当链路或者传输节点之间发生错误时,可通过重新设置路由规则来获取一条有效的路由路径。在FPGA上进行路由容错算法的仿真,并和目前常用的几种路由算法在所适用拓扑、是否防止死锁等方面进行对比。仿真结果显示改进的路由容错算法性能优越,是可行的。 Various software and hardware faults can destroy data transmission on the network, so it is essential to study fault-tolerant methods of Network-on-Chip (NoC) . In the paper, a modified fault-tolerant routing algorithm is proposed based on the XY algorithm, which can achieve an efficient route way by resetting the route rule when error occurred on the path of chain or between the nodes. The simulation results of the fault-tolerant routing algorithm based on FPGA are compared with the current commonly used routing algorithms on the applicable topology, whether to prevent deadlocks and so on; the simulation results show that the performance and feasibility of proposed modified fault-tolerant routing algorithm are both well.
出处 《电子与封装》 2015年第9期21-23,43,共4页 Electronics & Packaging
关键词 容错路由算法 片上网络 拓扑结构 避免死锁 fault-tolerant routing algorithm network-on-chip topology prevent deadlocks
  • 相关文献

参考文献6

  • 1Davide BIertozz, Shashi Kumar A P. Networks-on-chip: emerging research topics and novel ideas [Z]. VLSI Design, 2007. 被引量:1
  • 2Kariniemi H, Nurmi J. Arbitration and routing schemes for onchip packet networks [C]. Interconnect-Centric Design for Advanced SoC and NoC, 2005: 253-282. 被引量:1
  • 3张楠..高效的片上网络体系结构:核内路由[D].浙江大学,2008:
  • 4张磊,李华伟,李晓维.用于片上网络的容错通信算法[J].计算机辅助设计与图形学学报,2007,19(4):508-514. 被引量:18
  • 5H M Pham, S Pillement, D Demigny. A fault-tolerant layer for dynamically reconfigurable multi-processor system- on-chip [C]. in Proc. Int Conf. Reconfigurable Comput. FPGAs, Quintana Roo, Mexico, 2009. 284-289. 被引量:1
  • 6C C Feng, Z H Lu, A Jantsch, J W Li, M X Zhang. A recon- figurable fault-tolerant deflection routing algorithm based on reinforce-ment learning for network-on-chip [C]. in Proc. Int. Workshop Netw. Chip Architectures, Stockholm, Sweden. 2010. 11-16. 被引量:1

二级参考文献15

  • 1The International Technology Roadmap for Semiconductors.ITRS's Report 2002[OL].[2006-07-18].http://public.itrs.net/Files/2002Update/2002Update.htm 被引量:1
  • 2Benini L,Micheli G D.Networks on chip:a new paradigm for systems on chip design[C] //Proceedings of Design Automation and Test in Europe Conference and Exhibition,Paris,2002:418-419 被引量:1
  • 3IBM Corp.CoreConnectTM bus architecture[OL].[2006-07-18].http://www-3.ibm.com/chips/techlib/techlib.nsf/products/CoreConnect_128-bit_Implementation 被引量:1
  • 4ARM Corp.AMBATM specification[OL].[2006-07-18].http://www.arm.com/products/solutions/AMBA_Spec.html 被引量:1
  • 5Sgroi M,Sheets M,Mihal A,et al.Addressing the system-on-a-chip interconnect woes through communication-based design[C] //Proceedings of Design Automation Conference,Las Vegas,Nevada,2001:667-672 被引量:1
  • 6Dally William J,Towles Brian.Route packets,not wires:on-chip interconnection networks[C] //Proceedings of Design Automation Conference,Las Vegas,Nevada,2001:684-689 被引量:1
  • 7Adriahantenaina Adrijean,Charlery Hervé,Greiner Alain,et al.SPIN:a scalable,packet switched,on-chip micro-network[C] //Proceedings of Design,Automation and Test in Europe Conference and Exhibition,Munich,2003:70-73 被引量:1
  • 8Karim Faraydon,Nguyen Anh,Dey Sujit,et al.On-chip communication architecture for OC-768 network processors[C] //Proceedings of Design Automation Conference,Las Vegas,Nevada,2001:678-683 被引量:1
  • 9张克环,李仁发,任小西.基于网络的IP核互联方法研究[C] //2003中国计算机大会论文集.北京:清华大学出版社,2003:1689-1692 被引量:1
  • 10陈龙.NoC:基于分组交换网络的SoC设计[C] //2004中国通信集成电路技术与应用研讨会论文集,杭州,2004:12-15 被引量:1

共引文献17

同被引文献11

引证文献2

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部