摘要
针对TD-SCDMA系统下行同步快速高效需求,在分析TD-SCDMA物理帧结构的基础上,提出了一种利用功率比检测作为粗同步,并结合频域相关确定精确同步的TD-SCDMA下行同步算法与FPGA实现方案。利用Modelsim和Matlab对算法的可行性和有效性进行了仿真验证。最后在Altera Cyclone III FPGA硬件平台进行了板级调试和实时数据验证。结果表明该同步算法具有较好的实时性和较高的稳定度。
By the requirements of high-speed and efficient downlink synchronization in TD-SCDMA system, and also based on the analysis of physical frame structure of TD-SCDMA, a downlink synchronization algorithm and related FPGA implementation approach for TD-SCDMA system are proposed. The power ratio detection is first releied to conduct the coarse synchronization, and then used the frequency domain correlation to realize the precise synchronization. Moreover, the Modelsim and Matlab are utilized to verify the feasibility and effectiveness of our proposed algorithm. Finally, with the help of the board debugging and real-time data examination on Altera Cyclone IiI FPGA chip, it is also demonstrated that synchronization algorithm can provide well real-time performance and high degree of stability.
出处
《科学技术与工程》
北大核心
2014年第7期195-199,共5页
Science Technology and Engineering
基金
国家自然科学基金(61301126)
重庆市基础与前沿研究计划项目(cstc2013jcyjA40041)
重庆邮电大学博士启动基金(A2012-33)
重庆邮电大学青年科学研究项目(A2012-77)资助
