期刊文献+

车道线识别系统算法设计及其FPGA实现 被引量:3

The Design of Algorithm of Lane Identification System and Its FPGA Implementation
下载PDF
导出
摘要 针对车道线识别算法复杂、计算量大、软件处理慢等问题,将FPGA并行处理技术与数字图像处理技术相结合,完成车道线识别系统设计.整个系统分为中值滤波、二值化、骨架化、二次滤波拟合四大模块.创新性提出了"双对分最大类间方差滤波迭代算法"实现图像二值化阈值选取;另提出"基于行逼近的最小二乘曲线拟合算法"以完成次近景的车道线提取;并对直线识别算法进行改进以完成近景的车道线提取.仿真结果表明本算法识别准确,符合实际路况,且可满足系统实时性要求. According to the complexity of lane identification algorithm, large amount of calculation and slowness of software processing, the paper combines FPGA parallel processing technology with digital image processing tech- nology, completes the lane line identification system design. The whole system is divided into four modules,which are median filtering, binarization, skeletonization, secondary filter and fitting. "Double split iterative algorithm of OTSU" is innovativly proposed to realize the algorithm of design of parallel threshold value selection. And "fitting method of the curve line of least squares approximation based on line approximation" is put forward in the paper to complete closer shot lane recognition. Besides, we improve the algorithm of straight line recognition in close shot. Simulation results show that the algorithm to identify accurate, in line with the actual road conditions, and can meet the real-time demand in system.
出处 《哈尔滨理工大学学报》 CAS 2013年第6期74-79,共6页 Journal of Harbin University of Science and Technology
基金 黑龙江省教育厅科学技术研究项目(12531107)
关键词 FPGA 车道线识别 并行阈值选取算法 曲线拟合算法 FPGA lane line identification algorithm of parallel threshold value selection fitting method ofthe curve line of least squares approximation based on line approximation
  • 相关文献

参考文献9

二级参考文献149

  • 1张玲,张鸣明,何伟.基于BP神经网络算法的车牌字符识别系统设计[J].电视技术,2008,32(z1):140-142. 被引量:8
  • 2曹华,邓彬.使用Verilog实现基于FPGA的SDRAM控制器[J].今日电子,2005(1):53-55. 被引量:16
  • 3万来毅,陈建勋,王卫平,李俊.基于BP神经网络的图像识别研究[J].武汉科技大学学报,2006,29(3):277-279. 被引量:13
  • 4Slimane-Kadi M, Brasen D, and Saucier G. A fast-FPGA prototyping system that uses inexpensive high-performance FPIC. Proc. 2nd Annual Workshop on FPGAs, Berkeley, 1994: 147-156. 被引量:1
  • 5Chinnery D and Keutzer K. Closing the Gap Between ASIC and Custom Tools and Techniques for High-Performance ASIC Design. Netherland: Kluwer Academic Publishers, 2002 157-158. 被引量:1
  • 6Altera Corporation. Hardcopy series handbook, http://www. altera.com.cn/literature/hb/hrd/hc_handbook.pdf, 2008, 9. 被引量:1
  • 7Kuon I and Rose J. Measuring the gap between FPGAs and ASICs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007, 26(2): 203-215. 被引量:1
  • 8Hamdy E and McCollum J, et al.. Dielectric based antifuse for logic and memory IC. International Electron Devices Meeting Technical Digest, San Francisco, 1988: 786-789. 被引量:1
  • 9Birkner J and Chan A, et al.. A very-high-speed field-programmable gate array using metalto-metal antifuse programmable elements. Microelectronics Yournal, 1992, 23(7): 561-568. 被引量:1
  • 10Birkner J and Chua H T. Programmable array logic circuit. U.S.Patent, 4124899, 1978. 被引量:1

共引文献313

同被引文献28

引证文献3

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部