期刊文献+

14位100MHz流水线ADC行为级建模与仿真 被引量:1

Behavioral Modeling and Simulation of 14-Bit 100MHz Pipelined ADC
下载PDF
导出
摘要 传统的基于Matlab/Simulink的高速高精度流水线ADC模型对电路设计具有指导作用,但是与实际电路存在一定的差距。为了提高模型的准确性,通过分析折叠式增益增强型运放的特点,建立基于SMIC 0.18μm混合CMOS工艺的运放传输函数和相对符合实际的数学模型。将运放建模分析结果与采用同一工艺设计的实际电路仿真结果进行对比,验证了模型的有效性。在考虑实际电路中各种非理性因素的情况下,建立14位100MHz流水线ADC模型,给出了理想情况下与添加非理想因素后流水线ADC模型的输出指标,对实际电路的设计具有指导意义。 Conventional model of high speed and high resolution pipelined ADC based on Matlab/Simulink is beneficial to actual circuit design. However, there are some differences between the model and the actual circuit. In order to improve accuracy of the model, characteristics of gain boost folding operational amplifier was analyzed, and its transfer function and relatively accurate mathematical model were established based on SMIC' s 0.18 μm mixed- signal CMOS process. Modeling results were compared with actual circuit simulation using the same process to verify the effectiveness of the model. With non-idealities of actual circuit taken into consideration, a behavioral model of 14-bit 100 MHz pipelined ADC was built, and simulated performances of the ADC in both ideal and non- ideal situations were provided.
作者 刘旭东 戴澜
出处 《微电子学》 CAS CSCD 北大核心 2013年第5期686-689,共4页 Microelectronics
基金 国家自然科学基金资助项目(61001052) 北京市自然科学基金资助项目(4123096)
关键词 流水线ADC 行为级建模 MATLAB SIMULINK Pipeline ADC Behavioral model Matlab/Simulink
  • 相关文献

参考文献7

  • 1BILHAN E,ESTRADA-GUTIERREZ P C,VALERO-LOPEZ A Y,et al.Behavioral model of pipeline ADC by using simulink[C]∥ Proc 2001 Southwest Symp Mixed-Signal Design.Austin,TX,USA.2001:147-151. 被引量:1
  • 2SHAHRJERDI D,HEKMATSHOAR B,TALAIE M,et al.A fast settling,high DC gain,low power opamp design for high resolution,high speed A/D converters[C]∥ Proc 15th Int Conf Microelec.Cairo,Egypt.2003,9(11):207-210. 被引量:1
  • 3YUAN J,FARHAT N,VAN DERSPIEGEL J.A synthesis tool for high-performance gain-boosted opamp design[J].IEEE Trans Circ Syst,2005,52(8):1535-1544. 被引量:1
  • 4AHMADI M M.A new modeling and optimization of gain-boosted cascode amplifier for high-speed and lowvoltage applications[J].IEEE Trans Circ Syst,2006,53(3):169-173. 被引量:1
  • 5CHOUIA Y,EL-SANKARY K,SALEH A,et al.14b,50 MS/s CMOS front-end sample and hold module dedicated to a pipelined ADC[C]∥ 47th Midwest Symp Circ Syst.Hiroshima,Japan.2004:353-356. 被引量:1
  • 6CHIU Y,GRAY P R,NIKOLIC B.A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR[J].IEEE J Sol Sta Circ,2004,39(12):2139-2151. 被引量:1
  • 7LIJ P,MOON UK.A 1.8-V67-mV 10-bit 100-MS/s pipelined ADC using time-shifted CDS technique[J].IEEE J Sol Sta Circ,2004,39(9):1468-1476. 被引量:1

同被引文献3

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部