期刊文献+

对地观测高分相机视频电子学集成化技术 被引量:9

Camera Video Electronics Integration Technology for High Spatial Reso-lution Earth Observation Sensor
下载PDF
导出
摘要 传统的星载相机电子学系统由商用或高等级标准器件设计而成,一般来说标准器件规模较小,难以满足复杂、大规模的高分辨率相机电子学系统对体积、质量、功耗和性能上的要求。文章分析了空间高分辨率对地观测相机视频电子学的需求特点;介绍了高分辨率相机电子学集成化的发展现状;结合中国自身的技术发展水平,提出了中国高分辨率对地观测相机集成化发展的思路和技术途径。首先要研制出高性能和高集成度的单片专用集成电路,在规模上可以采用先进的封装技术,如系统封装(System in a Package,SIP)进行扩展。初步研究表明,该技术途径是可以实现的。该项技术不但可以满足空间高分辨率对地观测相机的要求,还可以应用到其他的空间遥感器中,实现中国空间遥感相机电子学的跨越发展。 Requirements and features of imaging circuits for space borne high spatial resolution Earth observation sensors are presented. At first, the status of advanced camera electronics in other countries is introduced and analyzed to obtain inspiration. Then, with considering the development of electronics technology in China, technical approaches of camera electronics miniaturization are proposed. The first stage should be to develop high performance and high density monolithic application specific integrated circuits (ASIC) and to employ advanced packaging such as SIP in order to meet compact circuit size requirements. Preliminary research shows this technical proposal can be implemented feasibly. This miniaturization method can satisfy the high spatial resolution Earth observation camera electronics, and further can be applied to other types of space sensors.
出处 《航天返回与遥感》 2013年第3期34-41,共8页 Spacecraft Recovery & Remote Sensing
关键词 高分辨率遥感器 相机电子学 电荷耦合器件 视频电路 系统封装 专用集成电路 对地观测卫星 high spatial resolution remote sensor camera electronics charge coupled device video circuits system in a package application specific integrated circuits Earth observation satellite
  • 相关文献

参考文献10

  • 1Geo Eye wins.National Geospatial-Intelligence Agency Enhanced View Award,Digital Global secures $3.55 Billion EnhancedView Agreement with National Geospatial Intelligence Agency[R/OL].2010-08-10.http://www.spacedailyxom/reports. 被引量:1
  • 2Jacobsen K.Characteristics of Very High Resolution Optical Satellites for Topographic MappingtC]//IntArchPhRS VolXXXVIII-4AV19,German:Hannover,2011. 被引量:1
  • 3Rosak A,Latry C,Pascal V,et al.From SPOT 5 to Pleiades HR:Evolution of the Instrumental Specifications[C]//Proc.of the5th International Conference on Space Optics(ICSO 2004),Toulouse,France:ESA,2004:141-148. 被引量:1
  • 4Pranyies P,Deswarte D,Toubhans I,et al.SiC Focal Plane Assembly for the Pleiades HR Satellite[C]//Proc.of SPIE Vol.5570.Bellingham,WA,USA:SPIE,2004:568-576. 被引量:1
  • 5Didier Dantes,Jean-marc Biffi,Claude Neveu,et al.SEDHI:A New Generation of Detection Electronics for Pleiades[C]//Proc.of SPIE Vol.5251.St.Etienne,France:SPIE,2004:261-271. 被引量:1
  • 6Didier Dantes,Claude Neveu,Teva Gilbert,et al.Design and Performances of A New Generation of Detection Electronics forEarth Observation Satellites[C]//Proc.of SPIE Vol 5017,SPIE,USA:Santa Clara,2003:205-216. 被引量:1
  • 7Didier Dantes,Jean-Marc Biffi,Claude Neveu.SEDHI:A New Generation of Detection Electronics for Earth ObservationSatellites[C]//4th International Conference on Space Optics,ESA,France:Toulouse,2000. 被引量:1
  • 8George Tyc,Wade Larson,Tim Butlin,et al.High Performance Optical Imaging Payloads for Small Estmissions[C]//22ndAnnual AIAA/USU Conference on Small Satellites,SSC08-VI-6,USA:Utah,2008:1-10. 被引量:1
  • 9刘忠立.硅微电子工业的发展限制及对策[J].微电子学,2009,39(4):552-554. 被引量:3
  • 10吴兴斌.高速A/D转换器的研究进展及发展趋势[J].微电子学,2009,39(3):420-423. 被引量:7

二级参考文献20

  • 1CHIU Y, GRAY P P. A 14-b 12-MS/s CMOS pipeline AIX; with over 100-dB SFDR [J]. IEEE J Sol Sta Circ, 2004, 39(12): 2139-2151. 被引量:1
  • 2POULTON K, NEFF R, SETTERBERG B, et al. A 20 GS/s 8 b ADC with a 1 MB memory in 0. 18 μm CMOS [C] // Int Sol Sta Cite Conf. San Francisco, USA. 20031 318-319. 被引量:1
  • 3GUPTA S K, INERFIEKD M A, WANG .lingbo. A 1-GS/s 11-bit ADC with 55-dB SNDR, 250 mW power realized by a high bandwith scalable time-interleaved architecture [J]. IEEE J Sol Sta Circ, 2006, 41(12): 2650-2657. 被引量:1
  • 4ZANCHI A, TSAY F. A 16-bit 65-MS/s 3. 3-V pipeline ADC core in SiGe BiCMOS with 78-dB SNR and 180-fs jitter [J]. IEEE J Sol Sta Cire, 2005, 40(6):1225-1237. 被引量:1
  • 5LEE Z-M, WANG C-Y, WU J-T. A CMOS 15-bit 125-MS/s time-interleaved ADC with digital back- ground calibration [J]. IEEE J Sol Sta Circ, 2007, 42 (10) : 2149-2160. 被引量:1
  • 6HSUEH K-W, CHOU Y-K, TU Y-H, et al. A 1 V 11 b 200 MS/s pipelined ADC with digital background calibration in 65 nm CMOS [C] // Int Sol Sta Cire Conf. San Francisco, USA. 2008: 544-546. 被引量:1
  • 713OGNER P. A 28 mW 10 b 80 MS/s pipelined ADC in 0. 13 μm CMOS [C] // Int Symp Circ and Syst. Honolulu, HI, USA. 2004: Ⅰ-17-Ⅰ-20. 被引量:1
  • 8KUROSE D, ITO T, UENO T, et ak 55-roW 200- MSPS 10-bit pipeline Al3Cs for wireless receivers [J]. IEEE J Sol Sta Circ, 2006, 41(7) : 1589-1595. 被引量:1
  • 9CHOYJ, SADH, KIMYW, etal. A10b25MS/ s 4. 8 mW 0. 13 tan CMOS ADC for digital multimedia broadcasting applications [C]//CICC. San Jose, CA, USA. 2006: 497-500. 被引量:1
  • 10SHEN J-H, KINGET P. A 0. 5 V 8-bit 10 MSPS pipelined ADC in 90 nm CMOS [C] // Symp VLSI Circ, Honolulu, HI, USA. 2007: 202-203. 被引量:1

共引文献8

同被引文献114

引证文献9

二级引证文献16

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部