期刊文献+

电离总剂量辐射加固SRAM设计

Design of Total Ionizing Dose Radiation Hardened SRAM
下载PDF
导出
摘要 在空间和核辐射环境下,电离总剂量辐射(TID)效应严重影响采用商用CMOS工艺的SRAM的可靠性和寿命。针对SRAM,设计了四种TID加固的存储单元,分析对比了四个加固单元对TID,单粒子闩锁、单粒子翻转三种SRAM中常见辐射效应的抵御水平以及加固单元的面积和速度。加固SRAM单元的抗TID水平得到极大提高,同时,抗单粒子效应水平、面积、速度也达到一定的要求。这些单元可用于实现基于商用CMOS工艺并具有高抗辐射性能的SRAM。 In space radiation and nuclear radiation environments,total ionizing dose(TID) effects have serious impact on reliability and lifetime of SRAM's fabricated with commercial CMOS process.Four types of TID tolerable memory cells were designed for SRAM,and their radiation tolerance to single event latchup,single event upset and TID effects was analyzed,as well as their speed and area.It has been shown that these cells,which had excellent TID tolerance and reasonable SEE tolerance,could be used for high-level radiation tolerant SRAM's using commercial CMOS process.
出处 《微电子学》 CAS CSCD 北大核心 2013年第1期76-80,共5页 Microelectronics
基金 国家重大科学仪器专项(2011YQ) 西北工业大学研究生创业种子基金资助项目(Z2012188)
关键词 静态随机存取存储器 辐射加固 电离总剂量辐射 SRAM Radiation hardening Total ionizing dose
  • 相关文献

参考文献9

二级参考文献23

  • 1张小平,雷天民,杨松,陈仁生.CMOS集成电路的抗辐射设计[J].微电子学与计算机,2003,20(B12):68-70. 被引量:6
  • 2OSBORN J V.Total dose hardness of three commercial CMOS microelectronics foundries[J].IEEE Trans Nucl Sci,1998,45(6):1458-1463. 被引量:1
  • 3HUGHES H L,BENEDETTO J M.Radiation effects and hardening of MOS technology,devices and circuits[J].IEEE Trans Nucl Sci,2003,50(3):500-521. 被引量:1
  • 4Monolithic 16 Mrad hard SRAM design datasheet [ K]. Aeroflex, 2009. 被引量:1
  • 5HX6408 512 × 8 STATIC RAM datasheet [K]. Honeywell International Inc, 2008. 被引量:1
  • 6WANG W. RC hardened FPGA configuration SRAM cell design [ J ]. IEE Electronics Letters, 2004, 40 (9) : 525 - 526. 被引量:1
  • 7GASIOT G, GIOT D, ROCHE P. Alpha-induced multiple cell upsets in standard and radiation hardened SRAMs manufactured in a 65 nm CMOS technology [ J]. IEEE Transactions on Nuclear Science, 2006, 53 (6) : 3479 - 3586. 被引量:1
  • 8LYSINGER M, ROCHE P, ZAMANIAN M, et al. A radiation hardened nano-power 8 Mb SRAM in 130 nm CMOS [ C ] // Proceedings of International Symposium on Quality Electronic Design. San Jose, CA, USA, 2008 : 23 - 29. 被引量:1
  • 9CALLIGARO C, LONERALI V, STABILE A. A radiation hardened 512 kbit SRAM in 180 nm CMOS technology [ C ] // Proceedings of the 16^th IEEE International Conference on Electronics, Circuits, and Systems. Yasmine Hammamet, Tunisia, 2009 : 655 - 658. 被引量:1
  • 10SHIYANOVSKII Y, WOLFF F, PAPACHRtSTOU C. SRAM cell design protected from SEU upsets [ C ] ff Proceedings of the 14^th IEEE International on-Line Testing Symposium. Rhodes, Greece, 2008 : 169 - 170. 被引量:1

共引文献13

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部