期刊文献+

一种1GHz多频带压控振荡器的设计 被引量:3

A 1GHz Multiband Voltage-Controlled Oscillator Design
下载PDF
导出
摘要 基于3.3V0.35μm TSMC 2P4M CMOS体硅工艺,设计了一款1GHz多频带数模混合压控振荡器.采用环形振荡器加上数模转换器结构,控制流入压控振荡器的电流来调节压控振荡器的频率而实现频带切换.仿真结果表明,在1V~2V的电压调节范围内,压控振荡器输出频率范围为823.3MHz~1.061GHz,且压控振荡器的增益仅有36.6MHz/V,振荡频率为1.0612GHz时,频率偏差1MHz处的相位噪声为-96.35dBc/Hz,在获得较大频率调节范围的同时也能保持很低的增益,从而提高了压控振荡器的噪声性能. Based on the 0. 35 μm 3. 3V TSMC CMOS process, a design for a 1 GHz multi-- band mixed--signal VCO is proposed. The VCO is use Analog to Digital Convertor to adjust the current of the VCO delay cells, so as to achieved multi frequency band. The simulation results presented that the VCO voltage adjustment range is 1V to 2V, and output frequency range is 823.3 MHz to 1. 061 GHz with gain of only 36.6 MHz/V. The novel VCO has a wide frequency range and also keep a very low gain, which improved the VCO noise performance.
出处 《微电子学与计算机》 CSCD 北大核心 2013年第2期1-4,共4页 Microelectronics & Computer
关键词 频率合成器 锁相环 压控振荡器 多频带 数模转换 frequency synthesis PLL VCO multi--band ADC
  • 相关文献

参考文献8

  • 1池保勇;余志平;石秉学.CMOS射频集成电路分析与设计[M]北京:清华大学出版社,2006457-541. 被引量:1
  • 2毕查德.拉扎维.模拟CMOS集成电路设计[M]西安:西安交通大学出版社,2003413-415. 被引量:1
  • 3Lin T H,Lai Y J. An agile VCO frequency calibration technique for a 10-GHz CMOS PLL[J].IEEE Journal of Solid-State Circuits,2007,(02):340-349. 被引量:1
  • 4Lin T H,Kaiser W J. A 900MHz 2.5mA CMOS frequency synthesiszer with an automatic SC tuning loop[J].IEEE Journal of Solid-State Circuits,2001,(03):424-431. 被引量:1
  • 5Paletmo S M,Gyve J P de. A multi-band singleloop PLL frequency synthesizer with dynamicallycontrolled switched tuning VCO[A].USA,Lansing,2000.818-821. 被引量:1
  • 6Seog-Jun Lee,Beomsup Kim,Kwyro Lee. A novel gigh-speed ring oscillat or for multiphase clock generation using negative skewed delay scheme[J].IEEE Journal of Solid-State Circuits,1997,(02):289-291. 被引量:1
  • 7Behzad Razavi. A study of phase noise in CMOS oscillators[J].IEEE Journal of Solid-State Circuits,1996,(03):331-343. 被引量:1
  • 8Demir A. Phase noise and timing jitter in oscillators with colored-noise sources[J].IEEE Trans Circuits and Systems Ⅰ:Fundamental Theroy and Applications,2002,(12):1782-1791. 被引量:1

同被引文献23

  • 1陈剑,杨银堂.CMOS图像传感器研究[J].电子科技,2007,20(9):17-21. 被引量:9
  • 2Behzad Razavi. The Role of PLLs in Future Wireline Transmitters[J]. IEEE Transactions on Circuits and Systems, 2009,56(8):1786-1793. 被引量:1
  • 3Yuan J,Svensson C. New Single-Clock Latches and Flipflops with improved speed and power savings [J]. IEEE Journal of Solid-state Circuits, 1997, 32(1):62-69. 被引量:1
  • 4Jeong C Y,Choi D H,Yoo C.A fast Automatic FrequencyCalibration(AFC) scheme for Phase-Locked Loop(PLL)frequency synthesizer[C].IEEE Radio Frequency IntegratedCircuits Symposium,2009:583-586. 被引量:1
  • 5Shin J.A low-jitter added SSCG with seamless phase selectionand fast AFC for 3rd generation serial-ATA[C].IEEE Custom IC Conf,2006:409-412. 被引量:1
  • 6Yin Yadong,Yan Yuepeng,Liang Weiwei.A fast lock frequencysynthesizer using an improved adaptive frequencycalibration[J].Journal of Semiconductors,2010,31(6):1-6. 被引量:1
  • 7Lin T H,Lai Y J.An agile VCO frequency calibrationtechnique for a 10-GHz CMOS PLL[J].IEEE Journal ofSolid-State Circuits,2007,42(2):340-349. 被引量:1
  • 8Gao X,Klumperink E,Bohsali M,et al.A 2.2 GHz 7.6 mWsub-sampling PLL with -126 dBc/Hz in-band phase noiseand 0.15ps rms jitter in 0.18 μm CMOS[C].Solid-StateCircuits Conference-Digest of Technical Papers,ISSCC2009,2009:392-393. 被引量:1
  • 9Sai A,Yamaji T,Itakura T.A 570fs rms integrated-jitterring-VCO-based 1.21 GHz PLL with hybrid loop[C].2011 IEEE International Solid-State Circuits ConferenceDigest of Technical Papers(ISSCC),2011:98-100. 被引量:1
  • 10Hu J,Ruby R,Otis B.A 1.56 GHz wide-tuning all digitalFBAR-based PLL in 0.13 μm CMOS[C].2010 IEEECustom Integrated Circuits Conference(CICC),2010:1-4. 被引量:1

引证文献3

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部