期刊文献+

一种FPGA验证与测试方法介绍 被引量:3

One for FPGAVerification and Testing Methods
下载PDF
导出
摘要 文章重点介绍了一种FPGA验证与测试的方法。该测试方法的优点是不依赖于芯片设计与测试机台,低成本、开发周期短。基于PC、ATE与自制转换软件,对FPGA验证与测试开发技术进行研究。PC主要完成bin文件的生成,自制转换软件主要将bin文件转换为机器可识别的atp文件。ATE导入配置文件、完成信号输入与输出验证。基于该理论对Xilinx公司的XCV1000进行了实验,实验表明该方法可行并能快速实现测试开发与芯片验证,且具有很好的通用性,可用于其他FPGA芯片的测试、研究与验证,还可以应用于不同的ATE机台。 This paper focuses on validate and test method of FPGA. The advantage of this method is independent of IC design and ATE, low test cost, short develop time. Based on PC, ATE and Self-applied conversion software, experiments are conducted to research on validate and test on the FPGA. PC main completes bit file, self-applied conversion software to achieve file conversion from bit to atp, ATE imports configuration files, then implements the signal input and output validation. Based on the theory, Experiments carried out on the QVR1000 of Xilinx Inc. Experiments show that the method is feasible and can rapidly achieve test development, and has a good versatility, Can be used to Other FPGA chip testing, research and verification, Can be application this method to kinds of ATE.
出处 《电子与封装》 2012年第7期15-17,共3页 Electronics & Packaging
关键词 自动测试系统(ATE) 现场可编程门阵列(FPGA) 测试 automated test equipment (ATE) field programmable gate array (FPGA) testing
  • 相关文献

参考文献4

二级参考文献10

  • 1Huang W K, Meyer F J, Lombardi F. Array-based testing of FPGAs:architecture and complexity [A].Proe IEEE Innovative Systems in Silicon Conf [C].Austin, TX, USA. 1996. 249-258. 被引量:1
  • 2Huang W K, Lombardi F, An approach for testing programmable/configurable field programmable gate arrays [A]. 14th IEEE VLSI Test Symp [C]. Princeton, NJ, USA. 1996. 450-455. 被引量:1
  • 3Huang W K, Meyer F J, Lombardi F. A XOR-tree based technique for constant testability of configurable FPGAs [A]. 6th Asia Test Symp [C]. Akita, Japan.1997. 248-253. 被引量:1
  • 4Huang W K, Meyer F J. Multiple fault detection in logic resources of FPGAs [A]. IEEE Int Syrup Defect and Fault Tolerance in VLSI Syst [C]. Paris,France.1997. 186-194. 被引量:1
  • 5Huang W K, Meyer F J, Lombardi F. An approach for detecting multiple faulty FPGA logic blocks [J].IEEE Trans Comp, 2000, 49(1) :48-54. 被引量:1
  • 6Renovell M, Portal J M, Figueras J, et al. Test configuration minimization for the logic cells of SRAM-based FPGAs: a case study [A]. Proc IEEE European Test Workshop [C]. Constance, Switzerland. 1999.146-151. 被引量:1
  • 7Goyal S, Choudhury M. Multiple fault testing of logic resources of SRAM-based FPGAs [A]. Proc 18th Int Conf VLSI Des, jointly with 4th Int Conf Embed Syst Des [C]. Kolkata,India. 2005. 742-747. 被引量:1
  • 8Xilinx Data Book. XC4000E and XC4000X Series [Z].Xilinx Inc., May 1999. 被引量:1
  • 9Abderrahim Doumar and Hideo Ito, Detecting, Diagnosing, and Tolerating Faults in SRAM- Based Field Programmable Gate Arrays : A Survey [ J ]. IEEE TRANS- ACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS ,2003,11 (3) :53 - 67. 被引量:1
  • 10H Elhuni and al. C - testability of two - dimensional iterative arrays [J]. IEE Trans. Computer - Aided Design, 1986,vol CAD - 5:573 - 581. 被引量:1

共引文献17

同被引文献19

引证文献3

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部