期刊文献+

基于FPGA的高速FIR滤波器设计

Design of high-speed FIR digital filter based on FPGA
下载PDF
导出
摘要 FIR滤波器能够实现线性相位特性,可以做到无相位失真,而广泛应用于现代信号处理领域。运用FPGA可编程的特点,采用分布式算法,实现高速有限脉冲响应(FIR)滤波器,仿真结果和板级测试表明这种方法快速,消耗硬件资源少。 Realization of digital Finite-impulse-Response(FIR) filter are so important issue for digital communications and signal processing application. As its good line phase character, FIR filter can avoid phase distortion. The filter structure is based on Distributed Arithmetic(DA) ,which is able to calculate the inner product by shifting and accumulating of partial products and storing in look-up table. In this paper an FPGA-base system is presented.. The simulation and experimental results verify that this strategy possess good time closure and less resource usage.
出处 《仪器仪表用户》 2012年第3期71-73,共3页 Instrumentation
关键词 FIR滤器 分布式算法 FPGA FIR filter distributed arithmetic FPGA
  • 相关文献

参考文献7

二级参考文献7

  • 1蒋立平,谭雪琴,王建新.一种基于FPGA的高效FIR滤波器的设计与实现[J].南京理工大学学报,2007,31(1):125-128. 被引量:16
  • 2许金生,周春雪,赵从毅.基于IP Core的FIR数字滤波器的FPGA实现[J].安徽工业大学学报(自然科学版),2007,24(3):309-313. 被引量:15
  • 3White, S A. Applications of distributed arithmetic to digital signal processing: a tutorial review [ J ]. IEEE ASSP Magazine, 1989,6(3) : 4-19. 被引量:1
  • 4Uwe Meyer - Baese. Digital Signal Processing with Field Programmable Gate Arrays[M] .刘凌,胡永生,译.北京:清华大学出版社,2003. 被引量:2
  • 5Mehendale, M Sherlekar, S D Venkatesh, G. Area- delay tradeoff in distributed arithmetic based implementation of FIR filters[C]//. Tenth International Conference on VLSI Design. 1997:124 - 129. 被引量:1
  • 6Moeller, T J Martinez, D R. Field programmable gate army based radar front - end digital signal processing[C]//. Seventh Annual IEEE Symposium on Field -Programmable Custom Computing Machines. 1999 : 178 -187. 被引量:1
  • 7潘松,等.现代DSP技术[M].西安:西安电子科技大学出版社,2003. 被引量:66

共引文献15

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部