期刊文献+

基于CORDIC算法的谐波实时谱分析仪的FPGA设计与实现 被引量:5

Design and Implementation of a CORDIC-based Real-time Harmonic Spectrum Analyzer in FPGA
下载PDF
导出
摘要 谐波污染对电力系统造成很大的危害,及时准确地检测出谐波成分、幅值和相位等因素是治理和消除谐波污染的前提。本文论述了一种利用CORDIC算法在FPGA上实现谐波实时谱分析仪的方法。基于FPGA硬件逻辑实现了具有高速数据处理能力的FFT运算处理器,采用CORDIC算法实现了复乘运算和求模运算,与使用乘法器相比降低了系统的资源占用率,提高了系统速度,同时通过USB接口实现了与主机的高速稳定数据通信。实际测试表明,主频时钟为100MHz时,FPGA主处理器完成每帧1024点16位数据的FFT运算处理仅需要61.5μs,实现了频谱幅值实时准确输出,有效的解决了电力谐波检测中难以权衡的实时性与精确度的矛盾。 Harmonic pollution is very harmful to power system. It is the precondition of the disposal and elimination of the harmonic pollution to detect harmonic components, amplitudes and phases accurately and timely. A description of the method for the implementation of a CORDIC - based real - time harmonic spectrum analyzer in FPGA is made, in which the implementation of an FFT arithmetic processor with the ability of high speed data processing based on FPGA, and the complex multiplication and magnitude determination on the basis of CORDIC algorithm are made. Compared to its counterparts employing multipliers, the resource consumption is reduced and the speed of the system is enhanced. And also the implementation of the high speed and stable data communication with the main computer is performed by USB interface. The practical applications and tests show that the FPGA processor can complete the operation of a frame of the harmonic data ( 1024 point with 16bits) within 61.5 Ixs at the main frequency of 100MHz, which satisfies the re- quirement of the real - time in the amplitudes - frequency response, and the system effectively solve the contradiction well between "real time" and "accuracy" in the detection of the power harmonics, which has been hard to balance up to now.
出处 《电测与仪表》 北大核心 2011年第7期37-41,共5页 Electrical Measurement & Instrumentation
基金 国家自然科学基金资助项目(60962008)
关键词 谐波 FPGA FFT CORDIC harmonic, FPGA, FFT, CORDIC
  • 相关文献

参考文献8

二级参考文献20

  • 1谢应科,付博.数据全并行FFT处理器的设计[J].计算机研究与发展,2004,41(6):1022-1029. 被引量:7
  • 2于效宇,宋立新,刘艳.CORDIC流水线结构在FFT设计中的改进[J].哈尔滨理工大学学报,2005,10(1):55-57. 被引量:6
  • 3李小进,初建朋,赖宗声,徐晨,景为平.高速基2FFT处理器的结构设计与FPGA实现[J].电路与系统学报,2005,10(5):49-53. 被引量:24
  • 4Bit Manfred Tasche, Hansmartin Zeuner. Worst and Average Case round off Error Analysis for FFT[J]. BIT Namerical Mathematus, 2001, 41 (3): 563-581. 被引量:1
  • 5Banerjee Avan, Sundar dhar, Anindya, Banerjee Swapna, FPGA realization of a CORDIC based FFT processor for biomedical Signal processing [J]. Micorprocessors and Misrosystems, 2001, 25 (3): 131-142. 被引量:1
  • 6.[EB/OL].http://www-star.stanford.edu/-bbaas/fftinfo.html.,. 被引量:1
  • 7Johnson L G.Conflict Free Memory Addressing for Dedicated FFT Hardware.IEEE Trans.Circuits and Sys.II,1992,39: 312-316. 被引量:1
  • 8Cheng-han Sung,Lee Kunbin,Jen Cheinwei.Design and Implementation of A Scalable Fast Fourier Transform Core.ASIA-PACIFIC CONFERENCE ON ASICs,2002: 295-298. 被引量:1
  • 9Andrake R J.A Survey of CORDIC Algorithms for FPGA Based Computers.FPGA '98.Proceedings of the 1998 ACM/SIGDA Sixth International Symposium on Field Programmable Gate Arrays,Monterey,CA,1998-02-22:191-200. 被引量:1
  • 10Xilinx.http://www.xilinx.com/ipcenter/catalog/logicore/docs/vfft 1024v2.pdf. 被引量:1

共引文献42

同被引文献46

引证文献5

二级引证文献14

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部