期刊文献+

基于改进图染色算法的ASIP寄存器分配器 被引量:2

ASIP register allocator based on improved graph-coloring algorithm
下载PDF
导出
摘要 针对传统的图染色算法很难为不规则结构的专用指令处理器(ASIP)生成优化代码的问题,提出一种能描述ASIP寄存器复杂约束关系的数学模型;改进了传统图染色算法,通过生命周期分析,将各种分配约束限制在一张有向数据相关图中,将寄存器分配问题转化为对有向数据相关图的简化问题;应用改进图染色算法构造了一个ASIP编译器.测试表明:和传统的图染色算法相比,改进图染色算法能充分地考虑寄存器之间的相互约束,降低了目标代码的空间尺寸,减少了寄存器的溢出. A model was presented to describe the complicated restrictions among registers of application specific instruction processor(ASIP)register file,considering that the traditional graph-coloring register allocation cannot produce optimal code for ASIP with irregular structure.The traditional graph-coloring algorithm was improved to be adapted to ASIP according to this model.In the new algorithm,a directed interference graph was built by analyzing the variables'live range and register constraints.The register allocation was translated into how to simplify this graph.At last the algorithm was applied to an ASIP compiler.Experimental results show that the improved algorithm has better performance of codegeneration and less register spilling than the traditional code-generation algorithm.
出处 《浙江大学学报(工学版)》 EI CAS CSCD 北大核心 2010年第12期2309-2313,共5页 Journal of Zhejiang University:Engineering Science
基金 国家"863"高技术研究发展计划资助项目(2005AA1Z1271)
关键词 寄存器分配 ASIP寄存器模型 图染色算法 register allocation ASIP register model graph-coloring algorithm
  • 相关文献

参考文献9

  • 1AHO A V, SETHI R, ULLMAN J D, et al. Compiler: principles, techniques and tools[M]. Boston: AddisonWesley Longman Publishing Co. , Inc, 1986. 被引量:1
  • 2BRUNO J, SETHI R. Register allocation for an oneregister machine[R]. Pennsylvania: Pennsylvania State University, 1974. 被引量:1
  • 3CHAITIN G J. Register allocation and spilling via graph coloring[J]. ACM SIGPLAN Notices, 1982, 17(6) : 98 - 105. 被引量:1
  • 4BRIGGS P, COOPER K D, TOREZON L. Improvements to graph coloring register allocation[J]. ACM Transactions on Programming Languages and Systems, 1994. 16(3): 428 - 455. 被引量:1
  • 5LIAO S, DEVADAS S, KEUTZER K, et al. Code optimization techniques for embedded DSP microprocessors [C]// Design Automation Conference. [S. l. ]: [s. n. ], 1995:599 - 604. 被引量:1
  • 6LEUPERS R. Code optimization techniques for embedded processors [M]. Norwell: Kluwer Academic Publishers, 2000. 被引量:1
  • 7KUDRIAVTSEV A, KOGGE P. Generation of permutations for SIMD processors [C]// Proceedings of the 2005 ACM SIGPLAN/SIGBED conference on Languages, Compilers, and Tools for Embedded Systems. [ S. l. ].[s. n. ], 2005:147 - 156. 被引量:1
  • 8BRIGGS P. Register allocation via graph coloring [D]. Houston, USA: RICE University, 1992:23-32. 被引量:1
  • 9PEREIRA F M, PALSBERG J. Register allocation via coloring of Chordal graphs[C]// Proceedings of the 3^rd Asian Symposium on Programming Languages and Systems. [S. l.].. [s.n.], 2005: 128-145. 被引量:1

同被引文献9

引证文献2

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部