期刊文献+

片上偏差模型下Mesh结构时钟网络性能不确定性的分析 被引量:3

A Novel Analysis on Timing Uncertainty of Clock Mesh under On-Chip Variation
下载PDF
导出
摘要 由于多驱动及回路特征使得Mesh结构时钟网络分析较为复杂,现有的定性或定量分析方法都难以针对具体Mesh结构设计寻求到准确的时钟不确定性约束,为此提出基于Mesh结构在片波动简化模型的时钟不确定性的遗传算法求解方法.首先将众多片上偏差源转化为单级延迟概率密度分布,然后进行多级传播叠加为Mesh结构末级驱动点延迟分布,进而缩减变量数目,合理分离时钟网络中树形结构和Mesh结构.在此基础上,借助遗传算法的全局趋优搜索能力来求解Mesh结构性能不确定性问题,以得到更为合理的时序裕量估算.与传统的蒙特卡洛分析方法及定性解析分析方法相比,基于65nm工艺的仿真实验结果证明了该方法的有效性. Multi-driving and circuit loop characteristics complicate timing analysis on clock mesh networks,and so far as we known,accurate timing uncertainty on specific mesh structures can hardly be pursued by any existing qualitative or quantitative characterization in literature.A simplified on-chip variation model on mesh structure and a genetic approach to timing uncertainty problem in clock mesh network were proposed.The impacts of tremendous variation sources could be converted to delay distributions in the single level,and then added into delay distributions for input drivers in mesh structure by multi-level propagation,which helps to decouple tree and mesh structure in clock network.Based on the simplified on-chip variation model,genetic algorithm was applied to find a more reasonable timing uncertainty in clock networks by the ability of global optimization.In comparison with Monte Carlo analysis and qualitative analysis methods,experimental on mesh structure at 65nm technology node validated our proposal method.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2010年第11期2045-2052,共8页 Journal of Computer-Aided Design & Computer Graphics
基金 国家"九七三"重点基础研究发展计划项目(2005CB321600) 国家"八六三"高技术研究发展计划(2009AA01Z125) 国家自然科学基金(60803029 60801045)
关键词 片上偏差 MESH结构 时钟网络分析 时钟不确定性 蒙特卡洛分析 遗传算法 on-chip variation mesh clock network analysis clock uncertainty Monte Carlo analysis genetic algorithm
  • 相关文献

参考文献10

  • 1Wilke G R,Murgai R.Design and analysis of"tree+local meshes"clock architecture[].Proceedings of the International Symposium on Quality Electronic Design.2007 被引量:1
  • 2Chen H,Yeh C,Wilke G,et al.Asliding windowscheme for accurate clock Mesh analysis[].Proceedings of the IEEE/ACMInternational Conference on Computer-Aided Design.2005 被引量:1
  • 3Reddy S M,Wilke G R,Rajeev M.Analyzing timing uncertainty in Mesh-based clock architectures[].Proceedings of DesignAutomation and Test in Europe Conference and Exhibition.2006 被引量:1
  • 4Mori M,Chen H Y,Yao B,et al.A multiple level network approach for clock skew minimization with process variations[].Proceedings of the Asia and South Pacific Design Automation Conference.2004 被引量:1
  • 5Zou Y,Zhou Q,Cai Y,et al.Analysis of buffered hybrid structured clock networks[].Proceedings of the Asia and South Pacific Design Automation Conference.2005 被引量:1
  • 6Blaauw D,,Srivastava A.Statistical timing analysis:from basic principles to state of the art[].IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems.2008 被引量:1
  • 7P. S. Zuchowski,P. A. Habitz,J. D. Hayes,,J. H. Oppold."Process and environmental variability impacts on ASIC timing,"[].Proc of International Conference on Computer- Aided Design.2004 被引量:1
  • 8Stolt B,Mittlefehldtm Y,Dubey S,Mittal G,Lee M,Friedrich J,Fluhr E.Design and implementation of the Power6 microprocessor[].IEEE Journal of Solid State Circuits.2008 被引量:1
  • 9Hu WW,Wang J,Gao X,et al.GODSON-3:A scalable multicore RISC processor with X86 emulation[].IEEE Micro Magazine.2009 被引量:1
  • 10Restle P J,McNamara T G,Webber D A, et al.A clock distribution network for microprocessors[].IEEE Journal of Solid State Circuits.2001 被引量:1

同被引文献5

引证文献3

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部