期刊文献+

一种具有双面界面电荷岛结构的SOI高压器件 被引量:1

SOI High Voltage Device with Double-Side Interface Charge Island Structure
下载PDF
导出
摘要 首次提出一种新的具有双面界面电荷岛结构的SOI高压器件(DCI SOI)。该结构在SOI器件介质层上下界面分别注入形成一系列等距的高浓度n+区及p+区。器件外加高压时,纵向电场所形成的反型电荷将被未耗尽n+区内高浓度的电离施主束缚在介质层上界面,同时在下界面积累感应电子。引入的界面电荷对介质层电场(EI)产生附加增强场(ΔEI),使介质层承受更高耐压,同时对顶层硅电场(ES)产生附加削弱场(ΔES),避免在硅层提前击穿,从而有效提高器件的击穿电压(BV)。详细研究DCI SOI工作机理及相关结构参数对击穿电压的影响,在5μm介质层、1μm顶层硅上仿真获得750 V高耐压,较常规结构提高254.4%,其中,附加场ΔEI和ΔES分别达到642.5 V/μm和24 V/μm。 An SOI high voltage device with a novel structure of double-side interface charge island(DCI) was presented for the first time.DCI SOI was characterized by a series of equidistant high concentration of n+-region and p+-region on the top and bottom interfaces of dielectric buried layer,respectively.Interface inversion holes resulting from vertical electric field are located in the spacing of two neighboring n+-regions.At the same time,inductive electrons are accumulated on the bottom interface.The interface charges introduced effectively enhanced the electric field of dielectric buried layer(EI) and reduced the electric field of silicon layer(ES),which resulted in a high breakdown voltage.The enhanced field ΔEI and reduced field ΔES by accumulated interface charges reached 642.5V/μm and 24V/μm,respectively,which increased breakdown voltage of DCI SOI to 750 V from 206 V of the conventional SOI.
出处 《微电子学》 CAS CSCD 北大核心 2010年第3期425-429,共5页 Microelectronics
基金 国家自然科学基金资助项目(60436030 60806025)
关键词 绝缘体上硅 高压器件 电荷岛 界面电荷 Silion On Insulator(SOI) High voltage device Charge island Interface charge
  • 相关文献

参考文献18

二级参考文献53

共引文献8

同被引文献13

  • 1UREA F. SOl-based devices and technologies for high voltage ICs [C] // IEEE Bipolar/BiCMOS Circ Technol Meet. Boston, MA, USA. 2007: 74-81. 被引量:1
  • 2LUO X R, ZHANG B, LI Z J. SOI high voltage with step thickness sustained voltage layer [J]. Elec Lett, 2008, 44(1): 1231-1233. 被引量:1
  • 3NAKAGAWA A, YASUHARA N, BABA Y. Breakdown voltage enhancement for devices on thin silicon layer/silicon dioxide film [J]. IEEE Trans Elec Dev, 1991, 38(7): 1650-1654. 被引量:1
  • 4FUNAKI H, YAMAGUCHI Y, HIRAYAMA K, et al. New 1 200 V MOSFET structure on SOl with SIPOS shielding layer [C] // Proc IEEE Int Symp Power Semicond Dev IC. Tokyo, Japan. 1998: 25-28. 被引量:1
  • 5HUY, HUANGQJ, WANGGF, et al. Anovel high voltage C>600 V) LDMOSFET with buried N- layer in partial SOl technology . IEEE Trans Elec Dev, 2012, 59(4): 1131-1136. 被引量:1
  • 6HUSD, LUOXR, ZHANGB, et al. Design of a novel compound buried layer SOI high voltage device with double windows . Elec Lett, 2010, 46 (1): 82-84. 被引量:1
  • 7HU S D, LUO J, TAN K Z, et al. Realizing high breakdown voltage for a novel interface charges islands structure based on partial-SOI substrate [ J ]. Microelec Reliab, 2012, 59,(4): 692-697. 被引量:1
  • 8ZHANG B, LI Z J, HU S D, et al. Field enhancement for dielectric layer of high-voltage devices on silicon on insulator . IEEE Trans Elec Dev, 2009, 56(10): 2327-2334. 被引量:1
  • 9LUO X R, LI Z J, ZHANG B, et al. Realization of high voltage (> 700 V) in new SOI devices with a compound buried layer [J]. IEEE Elec Dev Lett, 2008, 29(12) : 1395-1397. 被引量:1
  • 10HU S D, LING Z L, LUO J, et al. SOI high voltage LDMOS with a novel triple-layer top silicon based on a thin BOX [J]. Elec Lett, 2013, 49(3): 223-225. 被引量:1

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部