期刊文献+

A High Performance Silicon-on-Insulator LDMOSTT Using Linearly Increasing Thickness Techniques 被引量:2

A High Performance Silicon-on-Insulator LDMOSTT Using Linearly Increasing Thickness Techniques
下载PDF
导出
摘要 We present a new technique to achieve uniform lateral electric field and maximum breakdown voltage in lateral double-diffused metal-oxide-semiconductor transistors fabricated on silicon-on-insulator substrates. A linearly increasing drift-region thickness from the source to the drain is employed to improve the electric field distribution in the devices. Compared to the lateral linear doping technique and the reduced surface field technique, twodimensional numerical simulations show that the new device exhibits reduced specific on-resistance, maximum off- and on-state breakdown voltages, superior quasi-saturation characteristics and improved safe operating area. We present a new technique to achieve uniform lateral electric field and maximum breakdown voltage in lateral double-diffused metal-oxide-semiconductor transistors fabricated on silicon-on-insulator substrates. A linearly increasing drift-region thickness from the source to the drain is employed to improve the electric field distribution in the devices. Compared to the lateral linear doping technique and the reduced surface field technique, twodimensional numerical simulations show that the new device exhibits reduced specific on-resistance, maximum off- and on-state breakdown voltages, superior quasi-saturation characteristics and improved safe operating area.
出处 《Chinese Physics Letters》 SCIE CAS CSCD 2010年第6期179-182,共4页 中国物理快报(英文版)
基金 Supported by the National Natural Science Foundation of China under Grant 60806027, China Postdoctoral Science Foundation under Grant 20070411013, Jiangsu Provincial Natural Science Foundations under Grant No BK2007605, Foundation of Jiangsu Educational Committee under Grant 09KJB510010, and State Key Laboratory of Electronic Thin Films and Integrated Devices under Grant No KF2007001.
  • 相关文献

参考文献14

  • 1Zhang T, Lu H L, Zhang Y M, Zhang Y M and Ye L H 2008 Chin. Phys. Lett. 25 1818. 被引量:1
  • 2Yang F, Jin K J, Lu H B, He M and Yang G Z 2009 Chin. Phys. Lett. 26 077301. 被引量:1
  • 3Qiao M, Zhang B, Li Z J and Fang J 2007 Electron. Lett. 43 1231. 被引量:1
  • 4Huang Y S and Baliga B J 1991 Proceedings of International Symposium on Power Semiconductor Devices and ICs (Baltimore, USA 22-24 April 1991) p 27. 被引量:1
  • 5Cheng J B, Zhang B, Duan B X and LI Z J 2008 Chin. Phys. Lett. 25 262. 被引量:1
  • 6Guo Y F, Li Z J and Zhang B 2006 Microelectron. J. 37 861. 被引量:1
  • 7Merchant S, Arnold E, Baumgart H, Pein H and Pinker R 1991 Proceedings of International Symposium on Power Semiconductor Devices and ICs (Baltimore, USA 22-24 April 1991) p 31. 被引量:1
  • 8Zhang S D, Sin J K O and Laim T M L 1999 IEEE Trans. Electron. Devices 46 1036. 被引量:1
  • 9Baliga B J 1989 IEEE Electron. Device Lett. 10 455. 被引量:1
  • 10Darwish M N 1999 IEEE Trans. Electron. Devices 44 1117. 被引量:1

同被引文献50

  • 1孟坚,高珊,陈军宁,柯导明,孙伟锋,时龙兴,徐超.用阱作高阻漂移区的LDMOS导通电阻的解析模型[J].Journal of Semiconductors,2005,26(10):1983-1988. 被引量:4
  • 2APPLES J A,VAES H M L,VERHOEVEN J. High voltage thin layer devices ( RESURF devices ) [ C ]//Proc of IEEE IEDM. Piscataway : IEEE, 1979:238 - 241. 被引量:1
  • 3ERLBACHER T, BAUER A J, FREY L. Reduced on resistance in LDMOS devices by integrating trench gates into plana technology [ J ]. IEEE Electron Device Letters, 2010,31 ( 5 ) :464 - 466. 被引量:1
  • 4CHUNG S K, HANS Y. Analytical model for the surface field distribution of SOI RESURF devices[ J ]. IEEE Transactions on Electron Devices, 1998,45 (6) : 1374 - 1376. 被引量:1
  • 5HE Jin, ZHANG Xing. Quasi-2-D analytical model for the surface field distribution and optimization of RESURF LDMOS transistor [ J]. Microelectronics Journal ,2001,32:655 - 663. 被引量:1
  • 6WU Jie, FANG Jian, ZHANG Bo, et al. A novel double RESURF LDMOS with multiple rings in non-uniform drift region[ C ] //Proc of IEEE ICSICT. Piscataway : IEEE ,2004:349 - 352. 被引量:1
  • 7SHEU Gene, LIN Yinghuang, TSENG Wenchin, et al. Comparison of high vohage(200 - 300vohs) lateral power MOSFETs for power integraed circuits[J]. ECS transactions on Design and Device Engineering,2010,27( 1 ) :103 - 108. 被引量:1
  • 8李琦,张波,李肇基.薄外延层RESURF LDMOS完全耐压模型[J].固体电子学研究与进展,2007,27(4):540-544. 被引量:2
  • 9COLIN C M, ALEXANDRA L C, PHILIPPE G,et al. Advances in LDMOS compact modeling for IC design[J].IEEE Solid-state Circuits Magazine,2014,6(2) :35 -46. 被引量:1
  • 10BAEK KJ, NA K Y, LEE YJ, et al. Impact of P-body length on the electrical characteristics of high-voltage MOSFET with a lateral asymmetric channel[J].Solid-state E- lectronics ,2015,103 :98 - 103. 被引量:1

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部