期刊文献+

改进的BI低功耗总线编码 被引量:1

Improved BI Coding for Low-power Bus
下载PDF
导出
摘要 低功耗设计是设计者必须面对的最重要的一个挑战,而在VLSI设计中很大一部分功耗是由总线数据传输引起的,所以在CMOS电路中减小总线功耗的途径之一是减小总线上的数据翻转,目前许多编码技术被提出来以减小总线上数据的翻转率。其中,BI编码被广泛应用于数据总线的编码。为了进一步降低数据总线的功耗,在BI编码的基础上可以做一些改进。仿真结果显示,和BI码相比,在总线宽度较大时,针对完全随机的数据,改进的方法能有效减少总线上的数据翻转率。新的编码技术不需要假设数据有任何特性,无论数据宽度多大,仅需要增加2bits信号。 Low -power design is one most important challenge that designers must face to. In VLSI design, lots of power dissipation is introduced by data transfers on bus, so one of the ways of reducing power in a CMOS circuit is to reduce the number of transitions on the bus and many relevant coding techniques have been used to bus data today. Bus Invert Coding is a widely popular technique for that. In this paper we introduce a new way of coding for data bus. It improves the bus invert coding technique. Our simulation results show a considerable reduction on the number of transitions over and above that obtained with bus invert coding. Further, the proposed technique requires only 2 extra bits for the low power coding, regardless of the bit - width of the bus and does not assume anything about the nature of the data
出处 《微处理机》 2010年第1期27-29,32,共4页 Microprocessors
关键词 低功耗 总线翻转 BI编码 随机数据 Low - power Bits - transition on bus BI coding Random data
  • 相关文献

参考文献6

二级参考文献17

  • 1马永成,莫德举.HART协议在多变量涡街流量计中的实现[J].微计算机信息,2005,21(1):13-14. 被引量:7
  • 2孙海珺,邵志标,邹刚,赵宁.高性能低功耗32位浮点RISC微处理器的研究[J].西安交通大学学报,2005,39(6):607-610. 被引量:4
  • 3[1]Stan M R, Burleson W P. Bus-invert coding for low-power I/O. IEEE Transactions on VLSI Systems. vol.3 no.l. 1995.49~58 被引量:1
  • 4[2]Weste N, Eshraghian K. Principles of CMOS VLSI Design.A Systems Perspective. Reading, MA:Addison-Wesley Publishing Company, 1988 被引量:1
  • 5[3]Mehta H, Owens R M, Irwin M J. Some Issues in Gray Code Addressing. GLS-VLSI-96, pp. 178-180, Amea, IA,March 1996 被引量:1
  • 6[4]Benini L, De Micheli G, Macii E, et al. Asymptotic ZeroTransition Activity Encoding for Busses in Low-power Microprocessor-Based Systems 被引量:1
  • 7[5]Benini L, De Micheli G, Macii E, et al. Address Bus Encoding Technique for System-Level Power Optimization. Design Automation and Test in Europe, 1998. 861~866 被引量:1
  • 8Kiat-Seng Yeo,Samir S.Rofail "CMOS/BICMOS ULSI:Low Voltage,Low Power" 被引量:1
  • 9Rolf Hakenes,University of Saarland,Yiannos Manoli,University of Saarland:A Segmented Gray Code for Low-Power Microcontroller AddressBuses doi.ieeecomputersociety.org/10.1109/EURMIC.1999.794474 被引量:1
  • 10M.R.Stan,W.P.Burleson,"Bus-Invert Coding for Low-PowerI/O,IEEE Transactions on VLSI Systems,Vol.3,No.1,pp.49-58,1995. 被引量:1

共引文献2

同被引文献4

  • 1Shin Y, Chae S I, Choi K.Partial bus-Invert coding for power optimizationof applicati on specific systems[J].IEEE Trans on VLSI Systems, 2001,9: 377-383. 被引量:1
  • 2Stan M R,Burleson W P.Bus-invert coding for low-power I/O[J]. IEEE Transactions on VLSI Systems, 1995,3 ( 1 ) : 49-58. 被引量:1
  • 3Natesan J,Radhakrishnan D.Shift invert coding(SINV) for low power VLSl[C]//Proceedings of the Conference on Digital System Design,2004: 190-194. 被引量:1
  • 4梁宇,韩奇,魏同立,郑茳.一种基于聚类的Bus-Invert低功耗编码方法[J].固体电子学研究与进展,2001,21(2):176-181. 被引量:2

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部