期刊文献+

拓扑结构感知的片上网络体系结构应用映射与优化 被引量:1

Topology-Aware Application Mapping and Optimization for Network-on-Chip Architecture
下载PDF
导出
摘要 应用映射是片上网络体系结构研究的关键问题之一,映射结果的好坏会极大地影响体系结构的性能。现有的应用映射方法大多基于特定的网络结构,如2d-mesh、2d-torus等,研究NoC性能或功耗约束的应用映射与优化方法。本文提出了一种拓扑结构感知的基于高层代码转换的片上网络应用映射与优化方法。该方法采用多面体模型对应用的核心循环进行自动并行和局部性优化,并将网络拓扑结构抽象成带权重的有向图,使用该有向图对任务流图进行覆盖,以提高任务的并行性,降低任务间同步和通信开销。实验结果表明,采用优化的映射方法后任务节点间的并行性被充分利用,通信开销降低,整体上提高了片上网络系统性能。 Application mapping is a key problem in the research area of NoC architecture. The result of mapping has greatly impact on the performance of the architecture. Mapping methods proposed recently are mainly focused on bandwidth or energy constraints for regular NoC architectures, such as 2d-mesh, 2d-torus, etc. In this paper, we proposed a topologyaware application mapping method for NoC architecture based on high level application transformation. Polyhedral model is adopted to optimize the kernel loop nests with parallelization and data locality. We abstract the topology of NoC to a weighted directed topology graph, and used the graph to map and optimize application tasks. Experiment results show that with our method, the parallelization of the tasks is fully used and communication cost between tasks is reduced, so the performance of the NoC system is improved and energy consumption is reduced.
出处 《计算机工程与科学》 CSCD 北大核心 2009年第A01期109-111,167,共4页 Computer Engineering & Science
基金 国家自然科学基金资助项目(90707003)
关键词 片上网络 应用映射 拓扑结构 多面体模型 高层转换 network-on-chip application mapping topologys polyhedral model high level transformation
  • 相关文献

参考文献8

  • 1Hu J, Mareulescu R. Energy-Aware Mapping for Tile-Based NOC Architectures Under Performance Constraints [C]//Proc of Asia South Paeific Des Autom Conf,2003:233-239. 被引量:1
  • 2Hu J, Marculescu R. Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures[C]//Proc of the Design, Automation, and Test in Europe Conf, 2003 : 688-693. 被引量:1
  • 3Hu J, Marculescu R. Energy- and Performance-Aware Mapping for Regular NoC Architectures[J]. IEEE Trans on CAD of Integrated Circuits and Systems, 2005,24(4):551-562. 被引量:1
  • 4Murali S, de Micheli G. Bandwidth-Constrained Mapping of Cores onto NoC Arehitectures[C]//Proc of the Design, Automation, and Test in Europe Conf, 2004:896-901. 被引量:1
  • 5Srinivasan K, Chatha K S. A Technique for Low Energy Mapping and Routing in Network-on-Chip Architectures[C]// Proc of Int'l Symp on Low Power Electron Des, 2005: 387- 392. 被引量:1
  • 6Ascia G, Catania V, Palesi M. Multi-Objective Mapping for Mesh-based NoC Architectures[C]//Proc of Int'l Conf on Hardware-Software Codesign Syst Synthesis, 2004:182-187. 被引量:1
  • 7Hansson A, Goossens K, Raduleseu A. A Unified Approach to Mapping and Routing on a Network-on-Chip for both Best-Effort and Guaranteed Service Traffic[C]//Proc of Hindawi VLSI Design, 2007. 被引量:1
  • 8Murali S, Coenen M, Radulescu A, et al. A Methodology for Mapping Multiple Use-Cases onto Networks on Chips[C]// Proc of the Design, Automation, and Test in Europe Conf, 2006:118-123. 被引量:1

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部