期刊文献+

超薄栅氧化层等离子体损伤的工艺监测 被引量:6

Process Monitor of Plasma Charging Damage in Ultra-Thin Gate Oxide
下载PDF
导出
摘要 随着集成电路向深亚微米、纳米技术发展,等离子体充电对制造工艺造成的影响,尤其对超薄隧道氧化层的损伤越来越显著.本文分析了等离子体工艺损伤机理以及天线效应,设计了带有多晶、孔、金属等层次天线监测结构的电容和器件,并有不同的天线比.设计结构简单、完全工艺兼容,测试结果直观、测量灵敏度高等优点,实现了等离子体损伤芯片级工艺监控.测试分析表明,不同的膜层结构,等离子体损伤程度不同,当天线比大于103以后,充电损伤变得明显.同时测试也发现了工艺损伤较为严重的环节,为优化制造工艺,提高超薄栅氧化层抗等离子体损伤能力提供了科学的依据. With the development of IC to deep sub-micron and nanometer technology,plasma damage by charging to the CMOS devices, especially to the ultra thin gate oxide becomes more and more prominent. The mechanisms of plasma damage and antenna effect are analyzed in this paper.Capacitors and devices with different antenna ratio,composed of poly,contact and metal, are designed,and embed with process.And the test structures are discussed and those results are obvious and sensitive,achieving the wafer level process monitor of plasma charging damage in ultra-thin gate oxide. The results show that the plasma damage changes with process. Once the antenna ratio is over 10^3 ,the plasma damage becomes easily to be found.Meantime it could be found which process step induced the charging damage is serious, what studied in this paper offers scientific references to increase the gate oxide ability against the plasma charging damage.
出处 《电子学报》 EI CAS CSCD 北大核心 2009年第5期947-950,956,共5页 Acta Electronica Sinica
基金 江苏省高技术研究项目(No.BG2007006)
关键词 栅氧化层 等离子体损伤 天线结构 工艺监测 gate oxide plasma charging damage antenna structure process monitor
  • 相关文献

参考文献12

  • 1W Lukasezek.Wafer Charging Damage in IC Process Equipment[DB/OL].ECS International Semiconductor Technology Conference,Shanghai,China,2001. 被引量:1
  • 2K P Chang.Plasma Charging Damage[M].Great Britain,Springer,2001. 被引量:1
  • 3Stanley wolf Ph.D.Silicon process for the VLSI ERA[M].Department of electrical engineering California State University,Lattice press,2003. 被引量:1
  • 4W Lin.A new technique for measuring gate oxide leakage in charging protected MOSFETs[J].IEEE Trans.Electron Devices,Apr.2007,54(4):683-691. 被引量:1
  • 5W Lin,G.sery.Role of source/drain junction on plasma induced gate charging darnage in N MOSFET[J].In Proc.6th Int.Symp.2001,P2ID:112-115. 被引量:1
  • 6Jen-chou Tseng,Jenn-gwo Hwu.Oxide-Trapped Charges Induced by Electrostatic Discharge Impluse Stress[J].IEEE Trans.Ellctron Devices,Jul 2007,54(7):1666-1671. 被引量:1
  • 7S-Y Wang,c-ychin,P-R Jeng.Mechanisrns and solutions to gate oxide degradation in flash memory by tunnel-oxide nitridation engineering[J].IEEE Trans,Electron Device Lett.,Jun.2005,26(6):363-365. 被引量:1
  • 8S Ma,Y Zhang.Gate induced drain leakage current enhanced by plasma charging damage[J].IEEE Trans.Electron Devices,May 2001,48(5):1006-1008. 被引量:1
  • 9W Lukaszek.Investigation of Electron-Shading Effects druing High-Current Ion Implants8th International Symposium on Plasma-and Process-Induced Damage[DB/OL].Corbeil-Essonnes,Fiance,2003. 被引量:1
  • 10朱志炜,郝跃,张进城.等离子体边缘损伤的横向分布测量[J].西安电子科技大学学报,2002,29(1):92-95. 被引量:1

同被引文献31

  • 1Jack Zhao,James Getty.先进封装中引线键合前等离子处理(英文)[J].电子工业专用设备,2005,34(11):44-48. 被引量:1
  • 2李蕾蕾,刘红侠,于宗光,郝跃.恒流应力下E^2PROM隧道氧化层的退化特性研究[J].物理学报,2006,55(5):2459-2463. 被引量:3
  • 3唐瑜,郝跃,孟志琴,马晓华.等离子体对90nm工艺MOS器件的损伤[J].Journal of Semiconductors,2007,28(1):92-95. 被引量:1
  • 4Namura T,Okada H, Naitoh Y, et al. Experimental and theoretical study of the charge build-up in an ECR etcher[J]. Jpn. J. Appl. Phys. , 1990, 29(10): 2251 -2254. 被引量:1
  • 5Samukawa S. Damage caused by stored charge during ECR plasma etching[J]. Jpn. J. Appl. Phys., 1990, 29(5) : 980-985. 被引量:1
  • 6Samukawa S. Dependence of gate oxide breakdown frequency on ion current density distributions during electron cyclotron resonance plasma etching[J]. Jpn. J. Appl. Phys. , 1991, 30(11A): L1902-L1904. 被引量:1
  • 7Nauka K. In proceedings of the International Symposium on Plasma Process---induced damage. edited by Cheung K P, Nakamura M, Gabfied CT (NCCAVS, Sunnyvale , CA 1996), P. 20. 被引量:1
  • 8Cismara C,Shohet J L, Nanka K, et al. Relationship between the charging damage of test structures and the deposited charge on unpatterned wafers xeposed to an electron cyclotron resonance plasma[J]. Appl. Phys. Lett. ,1998, 72(10): 1143-1145. 被引量:1
  • 9Wolf S. Silicon process for the VLSI ERA [M].Sunset Beach, CA:Lattice Press, 2003. 被引量:1
  • 10Abatchevz M K, Murali S K. Differential surface- charge-induced damage of dielectrics and leakage kinetics during plasma processing[J]. Electrochemical and Solid-State Lett. ,2006, 9 (1):F1-F4. 被引量:1

引证文献6

二级引证文献12

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部