期刊文献+

Lyapunov在电荷泵锁相环设计中的应用

The Application of Lyapunov in the Design of Charge Pump PLL
下载PDF
导出
摘要 状态空间方程描述的控制系统分析中广泛应用Lyapunov理论分析稳定性。因此,本文以具有一个零点的三阶电荷泵锁相环为例,建立了电荷泵锁相环的状态空间描述方程,并运用Lyapunov理论对其进行稳定性分析,且推导了其跟踪阶跃响应的能力。为了验证该方法的正确性,本文最后利用Verilog-AMS语言编写了电荷泵锁相环的行为级模型。模型仿真结果表明,控制系统的Lyapunov理论确实可以用来分析电荷泵锁相环的稳定性和阶跃响应。 This paper establishes a nonlinearity model to the charge pump PLL, then analyzes the stability of the third order charge pump PLL with one zero exactly by Lyapunov function. Simultaneity, the tracking performance of the phase step is also been shown in this paper. In order to verify this method, a behavioral model is written in Verilog-AMS which can perform an accurate transient analysis on the CPPLL. The simulation result indicates that the method estimating the stability and step response by Lyapunov function is believable.
作者 陈娟 方寿海
出处 《微计算机信息》 北大核心 2008年第32期303-304,286,共3页 Control & Automation
关键词 锁相环 LYAPUNOV 稳定性 PLL Lyapunov Stability
  • 相关文献

参考文献7

  • 1Hanumolu, P.K., Brownlee, M., Mayaram, K. et al. Analysis of charge-pump phase-locked loops .IEEE Trans. Circuits Syst. I, Reg, 2004-9; Vol.51 (No.9): 1665┝1674. 被引量:1
  • 2Zuoding Wang. An analysis of charge-pump phase--locked loops . IEEE Trans.Cireuits Syst I, Reg. 2005--10;, Vol.52 (No.10). 2128 ┝ 2138. 被引量:1
  • 3F. Gardner. Charge-pump phase-lock loops. IEEE Trans. Commun.1980.Vol. 28(No. 11): 1849- 1858 被引量:1
  • 4DY Abramovitch. Lyapunov redesign of analog phase-lock loops. IEEE Trans.Commun., 1990; Vol.38 (No.12): 2197-2202. 被引量:1
  • 5DY Abramovitch. Lyapunov redesign of classical digital phase-lock loops[C]. American Control Conference, 2003; Vol.3: 2401- 240h 被引量:1
  • 6刘臻.高性能电荷泵电路设计[J].微计算机信息,2007,23(03Z):302-303. 被引量:5
  • 7屈强,曾烈光.一种用于高速锁相环的零死区鉴频鉴相器[J].微计算机信息,2006,22(12Z):235-237. 被引量:5

二级参考文献20

  • 1杨守良.基于LPM_ROM的正弦信号发生器电路实现方法[J].微计算机信息,2005,21(3):134-135. 被引量:13
  • 2姚嘉,刘刚,房建成.控制力矩陀螺用高速高精度无刷直流电机控制系统[J].微计算机信息,2005,21(09S):3-5. 被引量:5
  • 3Kun-Seok Lee; Byeong-Ha Park; Han-il Lee; Min Jong Yoh,Phase frequency detectors for fast frequency acquisition in zero-dead-zone CPPLLs for mobile communication systems Solid-State Circuits Conference, 2003. ESSCIRC" 03. Proceedings of the 29th European 16-18 Sept. 2003 Page(s):525-528. 被引量:1
  • 4M. Mansuri, D. Liu, and C.-K. K. Yang, "Fast frequency acquisition phase-frequency detectors for Gsamples/s phase-locked loops," IEEE J .Solid-State Circuits, vol. 37, no. 10, pp. 1331-1334, Oct. 2002. 被引量:1
  • 5Johansson, H.O , A simple precharged CMOS phase frequency detector, Solid-State Circuits, IEEE Journal of Volume 33, Issue 2,Feb. 1998 Page(s):295-299. 被引量:1
  • 6Kuo-Hsing Cheng;Tse-Hua Yao;Shu-Yu Jiang;Wei-Bin Yang,A difference detector PFD for low jitter PLL,Electronics,Circuits and Systems,2001.ICECS 2001.The 8th IEEE International Conference on Volume 1,2-5 Sept.2001 Page(s):43 - 46. 被引量:1
  • 7Chien-Ping Chou;Zhi-Ming Lin',Jun-Da Chen,A 3-ps dead-zone double-edge-checking phase-frequency-detector with 4.78 GHz operating frequencies,Circuits and Systems,2004.Proceedings.The 2004 IEEE Asia-Pacific Conference on Volume 2,6-9 Dec.2004 Page(s):937 - 940. 被引量:1
  • 8J.Dickson.On-chip high voltage generation in MNOS integrated circuits using an improved voltage multiplier technique[J].IEEE Journal of Solid State Circuit,1976; 11(3):374-378. 被引量:1
  • 9Floyd M.Gardner.Charge-Pump Phase-Lock Loops[J].IEEE Transactions on Communications,1980;28(11):1849-1858. 被引量:1
  • 10PA Howard and AE Jones.Improved Charge Pump Phase Detector for Digital Phase-Locked Loop[J].IEEE Colloquium on Analogue Signal Processing,1994:4. 被引量:1

共引文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部