期刊文献+

加速自校正直流漂移的可编程增益放大器 被引量:1

A Programmable Gain Amplifier with Speed-Enhanced DC-Offset Correction
下载PDF
导出
摘要 设计了一种应用于移动数字多媒体广播系统终端的可编程增益放大器。该可编程增益放大器采用源极反馈电阻可变的差分放大器结构,且带有直流漂移校正电路。分析了校正直流漂移时间的决定因素,通过采用双带宽切换的方法加速校正过程。分析了引发输出直流漂移发生变化的因素,设计了增益控制信号触发的双带宽控制信号发生电路。可编程增益放大器采用TSMC0.25μm CMOS工艺。仿真结果表明,放大器的动态范围为30-84db,2db步进,对输入直流漂移的校正效果为-21.45db,加速后的直流漂移校正时间约15ps。 A programmable gain amplifier (PGA) is designed for the client of mobile multimedia broadcasting system. The PGA consists of the differential amplifier with variable source degeneration resistor and the DC-offset correction circuit, The decisive factor of the time of DC-offset correction is analyzed, The speed of DC-offset correction is accelerated by alternation of dual bandwidth. The factors which cause the change of output DC-offset are also analyzed. The signal genera- tion circuit which controls the dual bandwidth is designed to be sensitive to gain-controlling signal. The PGA is fabricated using TSMC 0.25μm CMOS technology. The result of simulation reveals that the gain range is 30-84db with 2db step resolution. The effect of DC-offset correction is -21.45db, and the time consumption of the DC-offset correction is about 15us because of the speed-enhancement.
出处 《微电子学与计算机》 CSCD 北大核心 2008年第8期92-95,共4页 Microelectronics & Computer
关键词 可编程增益放大器 直流漂移 双带宽 加速自校正 programmable gain amplifier DC-offset dual bandwidth speed-enhanced correction
  • 相关文献

参考文献7

  • 1Behzad Razavi. Design considerations for direct-conversion receivers[J]. IEEE transactions on circuits and systems-Ⅱ: Analog and digital signal processing, 1997, 44(6) : 428 - 435. 被引量:1
  • 2Behzad Razav. Design of analog CMOS integrated circuits [M]. USA: The McGraw- Hill Companies, 2001:60 - 61. 被引量:1
  • 3Calvo B, Sanz M T, Celrna S. Low-voltage low-power CMOS programmable gain amplifier [ C ]//Proceedings of the 6th International Caribbean Conference on Devices, Circuits and Systems. Playa del German, 2006:101 - 105. 被引量:1
  • 4Won Namgoong. Performance of a direct-conversion receiver with ac coupling[J]. IEEE transactions on circuits and systems-Ⅱ: Analog and digital signal processing, 2000, 47 (12) :1556- 1559. 被引量:1
  • 5Chien M Ta, Chee Horn YorN, Wooi Gan Yeoh. A 2. 7mW, 0. 064mm2 linear-in-dB VGA with 60dB tuning range, 100MHz bandwidth, and two DC offset cancellation loops[ J ]. IEEE International Workshop on Radio-Frequency Integration Technology, 2005,30 (2) : 74 - 77. 被引量:1
  • 6Qiming Xu, Xueqing Hu, Peng Gao. A direct- conversion mixer with DC- offset cancellation for IEEE 802. 11a WLAN Receiver[C]//Proceeding of ISCAS China. Beijing, Chinese Acod. of Sci., 2006:5696 - 5699. 被引量:1
  • 7Christian Holenstein, John T Stonick. Adaptive dual - loop algorithm for cancellation of time - varying offsets in direct conversion mixers[ C]//IEEE Radio and Wireless Conference. USA: Oregon State University, 2000: 215-218. 被引量:1

同被引文献1

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部