期刊文献+

一种用于A/D转换器的低电压CMOS带隙电压基准源 被引量:5

A Sub-1-V CMOS Bandgap Voltage Reference for A/D Converter
下载PDF
导出
摘要 设计了一种在1V电压下正常工作的用于A/D转换器的低功耗高精度的CMOS带隙电压基准.电路主要包括了一个带隙基准和一个运放电路,而且软启动电路不消耗静态电流.电路采用0.18μm CMOS工艺设计.仿真结果显示,温度从-40-125℃,温度系数约为1.93ppm/℃,同时电源抑制比在10kHz时为38.18dB.电源电压从0.9V到3.4V变化时,输出电压波动保持在0.17%以内;电路消耗总电流为5.18μA. A low power and high precision CMOS bandgap voltage reference circuit for an A/D converter is presented. It consists of a bandgap reference and an op-amp circuit with soft startup structure not consuming quiescent current. Prototype of the circuit is implemented in 0.18μm CMOS process. Simulations show that the temperature coefficient is about 1.93ppmPC from - 40℃to 125℃ and power supply rejection ratio is 38.18dB at 10 kHz. The output voltage is constant within 0.17% over a supply voltage range from 0.9V to 3.4V, consuming 5.18μA current.
出处 《微电子学与计算机》 CSCD 北大核心 2008年第7期210-213,共4页 Microelectronics & Computer
关键词 带隙基准 CMOS 低电源电压 低功耗 bandgap reference CMOS low supply voltage low power
  • 相关文献

参考文献8

  • 1Annema A J. Low paver bandgap references featuring DTMOSTs[ J ]. Solid - State Grcuits, 1999(34) :949 - 955. 被引量:1
  • 2Banba H, Shiga H, Umezawa A, T. Miyaba, et al. A CMOS bandgap reference circuit with Sub - 1 - V Operation[J]. Solid- State Circuits, 1999(34) : 570 - 574. 被引量:1
  • 3Wang Xichuan, Si Cuiying, Xu Xing. Curvature- compensated CMOS bandgap reference with 1.8 - V operation [C]// High Density Microsystem Design and Packaging and Component Failure Analysis. HDP'06. Chian: Shanghai University, 2006 : 20 - 23. 被引量:1
  • 4Tom K, Alvandpour A. Curvature compensated CMOS bandgap with sub lv supply[ C]//Electronic Design, Test and Applications, DELTA 2006. Third IEEE International Workshop on. Australia: Melbourne, 2006,17 - 19. 被引量:1
  • 5Ker M D, Chen J S. New curvature compensation tech-nique for CMOS bandgap reference with Sub-l-V operation [J]. Circuits and Systems Ⅱ: Express Briefs, 2006(53): 667 - 671. 被引量:1
  • 6Pan Jun, Yasuaki Inoue. A sub-l-V low vdtage low paver vdtage reference with a Back-Gane connection MOSFET [J]. Circuits and Systems, 2006(4) :2314 - 2318. 被引量:1
  • 7李罗生,洪缨,侯朝焕.一种高性能的Σ-ΔA/D转换器的设计[J].微电子学与计算机,2005,22(1):136-139. 被引量:7
  • 8何星,张铁军,侯朝焕.流水线结构FFT/IFFT处理器的设计与实现[J].微电子学与计算机,2007,24(4):141-143. 被引量:9

二级参考文献21

  • 1韩芳,初建朋,赖宗声.一种CORDIC算法的精度分析及其在FFT设计中的应用[J].微电子学与计算机,2004,21(7):14-16. 被引量:11
  • 2杨博涵,李明,沈绪榜.一种基于SIMD-MCC计算机的二维FFT并行算法[J].微电子学与计算机,2005,22(2):104-107. 被引量:6
  • 3H Inose, Y Yasuda, J Murakami. A telemetering system code modulation-△-∑ modulation[J]. IRE Trans. SpaceElect. Telemetry, 1962, 8(9):204-209. 被引量:1
  • 4A N Karanicolas, H S Lee, K L Bacrania. A 15-b 1-Msample/s digitally self-calibrated pipeline ADC[J]. IEEE J.Solid-State Circuits, 1993, 28(12):1207-1215. 被引量:1
  • 5K L Lee, R G Meyer. Low- Distortion Switched-Capacitor Filter Design Techniques[J]. IEEE J.Solid-State Circuits,1985, 20(6): 1103-1113. 被引量:1
  • 6C Gobet, A Knob. Noise Analysis of Switched Capacitor networks[J]. IEEE Trans. Circuits Syst., 1983, 30(1): 37-43. 被引量:1
  • 7S R Northworthy,R Schreier, G C Temes. Delta Sigma Data Converters[M]. Piscataway: IEEE Press, 1996. 被引量:1
  • 8S K Gupta, V Fong. A 64MHz Clock-Rate ∑△ ADC With 88dB SNDR and -105dB IM3 Distortion at a 1.5MHz Signal Frequency[J]. IEEE J.Solid-State Circuits, 2002, 37(12): 1653-1661. 被引量:1
  • 9A M Marques, V Peluso, M S Steyaert, W M Sansen.A 15-b Resolution 2-MHz Nyquist Rate ∑△ ADC in a 1-μm CMOS Technology [J]. IEEE J.Solid-State Circuits,1998, 33(7):1065-1075. 被引量:1
  • 10R Gaggle, et al. A 85-dB Dynamic Range Multibit Delta-Sigma ADC for ADSL-CO Applications in 0.18μm CMOS[J]. IEEE J.Solid-State Circuits, 2003, 38(7):1105-1114. 被引量:1

共引文献14

同被引文献34

引证文献5

二级引证文献9

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部