期刊文献+

一种流水线ADC数字校准算法实现 被引量:5

Implementation of a Digital Calibration Algorithm for Pipelined Analog-to-Digital Converters
下载PDF
导出
摘要 校准系统是实现高精度高速度流水线ADC的关键技术之一.论文对流水线ADC结构进行描述,对误差来源进行分析,并且对通过计算每级转换函数跳变点高度来得到权重的校准算法进行研究,最后提出校准算法实现方案,进行实现并且给出实现结果与版图.实现结果表明:完成校准系统只需要一些纯粹的数字电路,实现简单.同时,算法仿真结果表明,这种算法可以满足高精度ADC的要求,是一种实现性、可靠性好的校准算法实现方法. Calibration is a crucial technique for the implementation of high-speed and high resolution analog-to-digital converters. This paper describes the structure of a pipelined ADC, analyzes the sources of errors in the pipelined ADC, focuses on a calibration algorithm that gains the weights by calculating the height of the jumping point of the transition function,presents its implementation scheme, and gives the implementation results and layout of the calibration system. Implementation the calibration system is simple and requires only pure digital circuits. Meanwhile, the simulation of this algorithm shows that it meets the requirements of high-resolution ADCs, and, with respect to availability and reliability,it is a well implemented scheme.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2008年第5期993-997,共5页 半导体学报(英文版)
关键词 数字校准 数字冗余 电容失配 失调 digital calibration digital redundancy capacitor mismatch offset
  • 相关文献

参考文献13

  • 1Opris I E,Wong B C, Chin S W.A pipeline A/D converter architecture with low DNL. IEEE J Solid-State Circuits,2000,35:281 被引量:1
  • 2Sonkusale S, Van der Spiegel J. Mixed-signal calibration of pipelined analog-digital converters. IEEE International SOC Conference, 2003:327 被引量:1
  • 3Li Jipeng, Moon Un-Ku. Background calibration techniques for multistage pipelined ADCs with ADCs with digital redundancy. IEEE Trans Circuit Syst, 2003,50 ( Ⅱ ) : 531 被引量:1
  • 4Shu T, Song B, Bcarania K. A 13-b, 10-Msample/s ADC digitally calibrated with oversampling delta-sigma converter. IEEE J Solid-State Circuits,1997,32:1866 被引量:1
  • 5Ming J, Lewis S. An 8-bits 80-Msample/s pipelined analog-to-digital converter with background calibration. IEEE J Solid-State Circuits, 2001,36 : 1489 被引量:1
  • 6Siragusa E, Galton I. Gain error correction technique for pipelined analog-to-digital converters. Electron Lett, 2000,36 : 617 被引量:1
  • 7Murmann B,Boser B. A 12-b 75MS/s pipelined ADC using openloop residue amplifier. ISSCC Dig Tech Papers,2003:330 被引量:1
  • 8Li Jipeng, Moon Un-Ku. Background calibration techniques for multistage pipelined ADCs with ADCs with digital redundancy. IEEE Trans Circuit Syst, 2003,50 ( Ⅱ ): 531 被引量:1
  • 9Karanicolas A N, Lee H S, Bacrania K L. A 15-b 1-Msample/s digitally self-calibrated pipeline ADC. IEEE J Solid-State Circuits, 1993,28(12):1207 被引量:1
  • 10Opris I E, Lewicki L D, Wong B C. A single-ended 12-bit 20 Msample/s self-calibrating pipeline A/D converter. IEEE J Solid- State Circuits, 1998,33(12) : 1898 被引量:1

二级参考文献10

  • 1JOHN P K,PAUL J H,STEPHEN H L.Background interstage gain calibration technique for pipelined ADCs[J].IEEE Trans Circ and Syst,2005,52(1):32-43. 被引量:1
  • 2LIU H C,LEE Z M,WU J T.A 15-b 40-MS/CMOS pipelined analog-to-digital converter with digital background calibration[J].IEEE J Sol Sta Circ,2005,40(5):1047-1056. 被引量:1
  • 3LI J P,MOON U K.Background calibration techniques for multistage pipelined ADCs with digital redundancy[J].IEEE Trans Circ and Syst Ⅱ,2003,50(5):531-538. 被引量:1
  • 4JUN M,STEPHEN H l.An 8-bit 80-Msample/s pipelined analog-to-digital converter with background calibration[J].IEEE J Sol Sta Circ,2001,36(10):1489 -1497. 被引量:1
  • 5BENOIT P,Edgar S.A practical self-calibration scheme implementation for pipeline ADC[J].IEEE Trans Instrumentation and Measurement,2004,53(4):448-456. 被引量:1
  • 6CHIU Y,TSANG C W,Nikolic B.Least mean square adaptive digital background calibration of pipelined analog-to-digital converters[J].IEEE Trans Circ Syst,2004,51(1):38-46. 被引量:1
  • 7WANG X,HURST P J,LEWIS S H.A 12-bit 20-MS/s pipelined ADC with nested digital background calibration[C] // IEEE Cust Integra Circ Conf.San Jose,CA,USA.2003:409-412. 被引量:1
  • 8KARANICOLAS A N,LEE H-S,BACRANIA K L.A 15-b 1-Msample/s digitally self-calibrated pipeline ADC[J].IEEE J Sol Sta Circ,1993,28(12):1207-1215. 被引量:1
  • 9DELIC-IBUKIC A.Continuous digital calibration of pipelined A/D converters[D].Master Thesis of University of Manine,USA.2002:23-46. 被引量:1
  • 10DELIC-IBUKIC A,HUMMELS D M.Continuous digital calibration of pipelined A/D converters[C] // Instrum and Meas Technol Conf.Canada.2005:2-6. 被引量:1

共引文献2

同被引文献24

  • 1周文婷,李章全.SAR A/D转换器中电容失配问题的分析[J].微电子学,2007,37(2):199-203. 被引量:13
  • 2LEE H S.Self-calibration technique for A/D converters[J]. IEEE Transactions on Circuits and Systems, 1983,30(3): 188-190. 被引量:1
  • 3Chuang S Y,Sculley T L.A digitally self-calibrating 14-bit 10-MHz CMOS pipelined A/D converter[J].IEEE Journal Solid-state Circuits,2002,37 (6):674-683. 被引量:1
  • 4Siragusa E,Galton I.Adigitally enhanced 1.8V15b50MS/s CMOS pipelined ADC[J].IEEE Journal Solid-state Circuits,2004,39(12):2126-2138. 被引量:1
  • 5Wei Jinghe,Qian Liming,Yu Zongguang,et al.An improved design of digital calibration arithmetic applied in pipeline ADC[C]//Proceeding of 2009 IEEE International Conference on Applied Superconductivity and Electromagnetic Devices.Chengdu:IEEE Press,2009:25-27. 被引量:1
  • 6Wang X Y,Hurst P J,Lewis S H.A 12 bit 20-msample/s pipelined analog-to-digital converter with nested digital background calibration[J].IEEE Journal of Solid-state Circuits,2004,39(11):1799-1808. 被引量:1
  • 7殷秀梅.流水线ADC双模式数字后台校准技术[D].北京:清华大学,2005. 被引量:1
  • 8MIYAHARA Y, SANO M, KOYAMA K, et al. A 14 b 60 MS/s pipelined ADC adaptively cancelling opamp gain and nonlinearity [J].IEEE J Sol Sta Circ, 2014, 49(2).. 416-425. 被引量:1
  • 9LEWIS S H, GRAY P R. Apipelined 5-Msample/s 9- bit analog-to-digital converter [J]. IEEE J Sol Sta Circ, 1987, 22(6): 954-961. 被引量:1
  • 10ABOU-EL-KHEIR N T, KHEDR M E, ABBAS M. A fast power efficient equalization-based digital background calibration technique for pipelined ADC [C] // Proceed 21st Int Conf MIXDES. Lublin, Poland. 2014.. 108-112. 被引量:1

引证文献5

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部