期刊文献+

二级进位跳跃加法器的优化方块分配 被引量:3

Optimal block distribution in carry-skip adders
下载PDF
导出
摘要 提出了一种新的获得二级进位跳跃加法器优化方块分配的算法.根据该算法,在确定最坏路径延时的前提下,首先获得该延时下加法器最大的优化方块尺寸,然后确定任意位二级进位跳跃加法器的优化方块尺寸.优化方块分配的进位跳跃加法器可以缩短关键路径的延时.给出了加法器门级延时、复杂度的分析,分析结果显示,通过优化方块分配,可以以较少的额外门电路获得快速的进位跳跃加法器.该加法器已用PSPICE仿真工具进行了功能验证和仿真.PSPICE仿真分析表明,所提出的二级优化方块分配进位跳跃加法器的速度优于等尺寸二级进位跳跃加法器. A new type of optimal block distribution algorithm of two level carry-skip adder was described to determine optimal block distribution sizes. According to this algorithm, with the given total worst case delay, the maximum optimal block distribution sizes of the adder for that delay can be determined. It is simplified to obtain optimal block distribution of any desired adder sizes; The carry skip adder optimal block sizes can minimize critical path delay. The analysis of gate delay and complexity were provided. Although the two- level carry skip adder with optimal block distribution uses a few extra gates, it provides better speed than the adders with fixed size blocks. The adder has been functionally verified and simulated by using PSPICE. The simulation analysis of time delay reveals that the two-level optimal block distribution carry-skip adder can provide faster speed than the carry-skip adder with fixed size blokes.
出处 《北京航空航天大学学报》 EI CAS CSCD 北大核心 2007年第4期495-499,共5页 Journal of Beijing University of Aeronautics and Astronautics
关键词 加法器 进位跳跃加法器 门级延时 优化方块分配 adders carry-skip adder gate delay optimal block distribution
  • 相关文献

参考文献8

  • 1Oklobdzija V G,Zeydel B R,Dao H,et al.Energy-delay estimation technique for high-performance microprocessor VLSI adders[C]//Proceedings of the 16th IEEE Symposium on Computer Arithmetic.Los Alamitos,CA,USA:IEEE,2003:272-279 被引量:1
  • 2Nagendra C,Irwin M J,Owens R M.Area-time-power tradeoffs in parallel adders[J].IEEE Transactions on Circuits and Systems II:Analog and Digital Signal Processing,1996,53(10):689-702 被引量:1
  • 3崔晓平,王成华.基于方块超前进位的快速进位跳跃加法器[J].南京航空航天大学学报,2006,38(6):786-790. 被引量:2
  • 4Schulte M J,Chirca K,Glossner J,et al.A low-power carry skip adder with fast saturation[C]//Proceedings of the 15th IEEE International Conference on Application-Specific Systems,Architectures and Processors.Los Alamitos,CA,USA:IEEE,2004:269-279 被引量:1
  • 5Burgess N.Accelerated carry-skip adders with low hardware cost[C]//Thirty-Fifth Asilomar Conference on Signals,Systems and Computers.Pacific Grove,CA,USA:IEEE,2001,1(11):852-856 被引量:1
  • 6Chan P K,Schlag F,Thomborson C D,et al.Delay optimization of carry-skip adders and block carry-lookahead adders using multidimensional dynamic programming[J].IEEE Transactions on Computers,1992,41(8):154-164 被引量:1
  • 7Guyot A,Hochet B,Muller J.A way to build efficient carry-skip adders[J].IEEE Transactions on Computers,1987,36(10):1144-1152 被引量:1
  • 8Turrini S.Optimal group distribution in carry-skip adders[C]//Proceedings of the 9th Symposium on Computer Arithmetic.Washington,DC,USA:IEEE,1989:96-103 被引量:1

二级参考文献8

  • 1Nagendra C,Irwin M J,Owens R M.Area-time-power tradeoffs in parallel adders[J].IEEE Transactions on Circuits and SystemsⅡ,1996,43(10):689-702. 被引量:1
  • 2Pai Yuting,Chen Yukumg.The fastest carry lookahead adder[C]//Proceedings of the Second IEEE International Workshop on Electronic Design,Test and Applications.Los Alamitos,CA,USA:IEEE,2004:434-436. 被引量:1
  • 3Alioto M,Palumbo G.A simple strategy for optimized design of one-level carry-skip adders[J].IEEE Transactions on Circuits and Systems I:Fundamental Theory and Applications,2003,50(1):141-148. 被引量:1
  • 4Schulte M J,Chirca K,Glossner J,et al.A low-power carry skip adder with fast saturation[C]//Proceedings of the 15th IEEE International Conference on Application-Specific Systems,Architectures and Processors.Los Alamitos,CA,USA:IEEE,2004:269-279. 被引量:1
  • 5Chan P,Schlag M D F,Thomborson C D,et al.Delay optimization of carry-skip adders and block carry-lookahead adders using multidimensional dynamic programming[J].IEEE Transactions on Computers,1992,41(8):920-930. 被引量:1
  • 6Guyot A,Hochet B,Muller J.A way to build efficient carry-skip adders[J].IEEE Transactions on Computers,1987,36(10):1144-1152. 被引量:1
  • 7Burgess N.Accelerated carry-skip adders with low hardware cost[C]//Thirty-Fifth Asilomar Conference on Signals,Systems and Computers.Pacific Grove,CA,USA:IEEE,2001,1(11):852-856. 被引量:1
  • 8Turrini S.Optimal group distribution in carry-skip adders[C]//Proceedings of the 9th Symposium on Computer Arithmetic.Washington,DC,USA:IEEE,1989:96-103. 被引量:1

共引文献1

同被引文献9

  • 1李磊,赵建明.高速可重组16×16乘法器的设计[J].微电子学与计算机,2007,24(6):120-122. 被引量:5
  • 2Myung M,Lee O K,Cho B L.Ultra-high Speed Parallel Multiplier with New First Paritial Product Addition Algorithm[C]//Proc.of the 4th International Conference on ASIC.Shanghai,China:[s.n.],2001:592-595. 被引量:1
  • 3Sklansy J. Conditional sum addition logic[J].IRE TransElectron Computers,1960,(06):226-231. 被引量:1
  • 4Kogge P M,Stone H S. A parallel algorithm forefficient solution of a general class of recurrence equations[J].IEEE Trans Com-puters,1973,(08):786-793. 被引量:1
  • 5Brent R P,Kung H T. A regular layout for parallel adders[J].IEEE Franactions Com-puters,1982,(03):260-264. 被引量:1
  • 6Dimitrakopoulos G,Nikolos D. High-Speed ParallelPrefix VLSI Ling Adders[J].IEEE T-ransactio Computers,2005,(02):225-231.doi:10.1109/TC.2005.26. 被引量:1
  • 7Burgess N. Accelerated carry-skip adders with low hardware cost[A].IEEE,2001.852-856. 被引量:1
  • 8李楠,喻明艳.16×16快速乘法器的设计与实现[J].微电子学与计算机,2008,25(4):156-159. 被引量:8
  • 9崔晓平,高鹏辉,尹洁珺,丁晶,李启.54位高速冗余二进制乘法器的设计[J].微电子学与计算机,2014,31(4):140-143. 被引量:2

引证文献3

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部