期刊文献+

应用于流水线ADC的参考电压源及其输出缓冲器 被引量:6

A Voltage Reference for Pipeline A/D Converter and Its Output Buffer
下载PDF
导出
摘要 在流水线结构A/D转换器中,参考电压的波动将会影响到其转换精度。文章分析了参考电压变化对A/D转换器整体性能的影响,通过Matlab仿真加以验证。并基于带隙基准源,为一个10位40 MHz采样频率的流水线A/D转换器设计了两个电压值为1/2VDD±0.5 V的参考电压源及其输出缓冲放大器。采用SMIC 0.35μm 3.3 V CMOS工艺,Hspice仿真结果显示,参考电压的最大波动小于0.3 mV,最大温度系数为12 ppm。 The influence of the variation of reference voltages on the overall performance of the A/D converter is analyzed and the result is verified by Matlab simulation. Based on a bandgap reference source, two voltage reference sources of 1/2 VDD + 0. 5 V and their output buffers are designed for a 10-bit 40 MS/s pipelined A/D converter. Hspiee simulation in SMIC 0. 35 μm 3.3 V CMOS process shows the fluctuation of reference voltage is within 0.3 mV, and the temperature coefficient is lower than 12 ppm.
出处 《微电子学》 CAS CSCD 北大核心 2006年第6期806-809,共4页 Microelectronics
基金 上海市科委2005年集成电路设计专项重点项目"低电压 低功耗 流水线CMOS高速模数转换器"(SDC47062005)
关键词 流水线A/D转换器 总谐波失真 信噪失真比 无杂散动态范围 带隙基准源 Pipelined A/D converter Total harmonic distortion SNDR SFDR Bandgap reference
  • 相关文献

参考文献5

  • 1Lewis S H,Gray P R.A pipelined 5-Msample/s 9-bit CMOS analog-to-digital converter[J].IEEE J Sol Sta Circ,1987,22(6):954-961. 被引量:1
  • 2Lewis S H,Fetterman H S,Gross G F,et al.A 10-bit 20-Msample/s A/D converter[J].IEEE J Sol Sta Circ,1992,27(3):351-358. 被引量:1
  • 3Chuang S Y,Scully T L.A digitally self-calibrating 14-bit 10-MHz CMOS pipeline A/D converter[J].IEEE J Sol Sta Circ,2002,37(6):674-683. 被引量:1
  • 4Varzaghazi A,Yang C K K.A 600 MS/s 5-bit pipeline A/D converter using digital reference calibration[J].IEEE J Sol Sta Circ,2006,41(2):310-319. 被引量:1
  • 5Singer L,Ho S,Timko M,et al.A 12b 65Msamples/s CMOS ADC with 82 dB SFDR at 120 MHz[A].IEEE Sol Sta Circ Conf[C].San Francisco,CA,USA.2000.38-39. 被引量:1

同被引文献34

  • 1黄飞鹏,王静光,何济柔,洪志良.一种57.6mW,10位,50MS/s流水线操作CMOS A/D转换器[J].Journal of Semiconductors,2005,26(11):2230-2235. 被引量:5
  • 2PATRICK Y W, VINCENT S C, HOWARD C L. A 1-V 100- MS/s 8-bit CMOS switched-opamp pipelined ADC using loading-free architecture [J]. IEEE Journal of Solid-State Circuits, 2007,42 (4) : 730-738. 被引量:1
  • 3WENHUA Y, DAN K, IURI M. A 3-V 340-roW 14-b 75- msample/s CMOS ADC with 85-dB SFDR at Nyquist input [J]. IEEE Journal of Solid-State Circuits,2001,36(12) :1931- 1936. 被引量:1
  • 4JIPENG L, UN-KU M. A 1.8-V 67-mW 10-bit 100-MS/s pipelined ADC using time-shifted CDS Technique [J]. IEEE Journal of Solid-State Circuits,2004,39(9) :1468-1476. 被引量:1
  • 5LEWIS S H, FETTERMAN H S, GROSS G F, et al. A 10-bit 20 Msample/s A/D converter [J]. IEEE J Solid-State Circuits, 1992, 27(3): 351-358. 被引量:1
  • 6KHANOYAN K, BEHBAHANI F, ABIDI A A. A 10b, 400 MS/s glitch-free CMOS D/A converter [C] //Syrup VLSI Circ Dig Tech Papers. 1999: 73-76. 被引量:1
  • 7SINGER L, HO S, TIMKO M, et al. 12b 65MSample/s CMOS ADC with 82 dB SFDR at 120 MHz [Z] //IEEE Int Sol Sta Circ Conf. 2002: 38- 39. 被引量:1
  • 8ZANCHI A, TSAY F. A 16-bit 65-MS/s 3. 3V pipeline ADC core in SiGe BiCMOS with 78-dB SNR and 180-fs jitter [J]. IEEE J Solid-State Circuits, 2005, 40(6) : 1225-1237. 被引量:1
  • 9CHO Y-J, LEE S-H. An llb 70-MHz 1.2-mm^2 49- mW 0. 18-μm CMOS ADC with on-chip current/voltage references [J]. IEEE Trans Circ and Syst I: Regular Papers, 2005, 52(10) : 1989-1995. 被引量:1
  • 10MOK W-L, MAK P-I, U S-P, et al. Modeling of noise sources in reference voltage generator for veryhigh-speed pipelined ADC [C]//The 47th IEEE Int Midwest Syrup Circuits and Systems. 2004: I 5-8. 被引量:1

引证文献6

二级引证文献17

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部