期刊文献+

单芯片多处理器结构功耗评估方法研究 被引量:1

Research on CMP power estimation model
下载PDF
导出
摘要 单芯片多处理器(CMP)结构已成为提高微处理器性能的重要途径,但国内外针对此结构的功耗评估与优化研究还较少见到,已有的研究多集中在软件级和编译级,目前还没有适用于该结构的功耗评估软件模拟器。为单芯片多处理器结构建立准确的功耗评估模型,将可给出该结构中各部件的功耗使用情况,进而可通过调整部件电压或优化部件结构达到减少整体功耗的目的;同时,此功耗评估模型也可作为高层功耗优化研究的测试平台,为系统级、软件级功耗优化研究提供支持。 Chip multiprocessor (CMP) structure has become an important way to improve performance of microprocessors. However, research on power estimation and optimization of CMP structure is still scarce. Current research has mainly concentrated on software level and compiling level power optimization. There is no software power estimation model for CMP structure till now. The accurate power estimation model designed for CMP structure analyze the power consumption of each component in CMP, so that efforts are made to reduce power consumption of some certain components; What is more, this power model is utilized as a testing platform for system level and software level power estimation research.
出处 《计算机工程与设计》 CSCD 北大核心 2006年第18期3311-3313,共3页 Computer Engineering and Design
基金 国家863高技术研究发展计划基金项目(2002AA1Z1030)。
关键词 单芯片多处理器 功耗评估模型 CPU模拟器 chip multiprocessor power estimation model CPU simulator
  • 相关文献

参考文献11

  • 1Brooks D,Tiwari V V,Martonosi M.Wattch:A framework for architectural-level power analysis and pptimizations[C].Proceedings of the 27th International Symposium on Computer Architecture,ISCA,2000.83-94. 被引量:1
  • 2Cai G,Lim C H.Architectural level power/performance optimization and dynamic power estimation[C].Cool Chips Tutorial collocated with MICRO32,1999. 被引量:1
  • 3Dhodapkar A,Lim C H,Cai G.TEMPEST:A thermal enabled multi-model power/performance estimator[C].Boston:Workshop on Power-Aware Computer Systems,2000.112-125. 被引量:1
  • 4Soraya Ghiasi,Dirk Grunwald.A comparison of two architectural power models[C].Cambridge:Workshop on Power-Aware Computer Systems,2000.137-151. 被引量:1
  • 5Seng J S,Tune E S,Tullsen D M.Reduceing power with dynamic critical path information[C].Los Alamitos:Proceedings of the 34th Annual International Symposium on Microarchitecture,IEEE Computer Society,2001.114-123. 被引量:1
  • 6Yang Hongbo,Govindarajan R,Guang R Gao,et al.Power-performance trade-offs for energy-efficient architectures:A quantitative study[C].Freiburg:Proceedings of the 20th International Conference on Computer Design,2002.174-179. 被引量:1
  • 7Burd T D,Brodersen R W.Energy efficient CMOS microprocessor design[C].Maui,Hawaii:Proceedings of HICSS Conference,1995.288-297. 被引量:1
  • 8赵荣彩,唐志敏,张兆庆,GuangR.Gao.低功耗多线程编译优化技术[J].软件学报,2002,13(6):1123-1129. 被引量:16
  • 9赵荣彩,唐志敏,张兆庆,Guang R.Gao.编译指导的多线程低功耗技术研究[J].计算机研究与发展,2002,39(12):1572-1579. 被引量:7
  • 10邓昆鸟,肖刚,周兴铭,徐明.基于多线程结构的编译优化技术[J].计算机工程与科学,1999,21(4):13-16. 被引量:2

二级参考文献30

  • 1[1]Nick Mitchell, Larry Carter, Jeanne Ferrante et al. ILP versus TLP on SMT. Supercomputing'99, 1999. http://www-cse.ucsd.edu/users/tullsen/research.html 被引量:1
  • 2[2]C-H Hsu, U Kremer, M Hsiao. Compiler-Directed dynamic voltage/frequency scheduling for energy reduction in microprocessors. The Int'l Symp on Low Power Electronics and Design (ISLPED'01), 2001. 275~278. http://www.cs.rutgers.edu/~uli/pubs.html 被引量:1
  • 3[3]Dean M Tullsen, Jack L Lo, Susan J Eggers et al. Supporting fine-grained synchronization on a simultaneous multithreading processor. In: Pradip Srimani ed. Proc of the 5th Int'l Symp on High Performance Computer Architecture. Los Alamitos: IEEE Computer Society, 1999. 54~58 被引量:1
  • 4[4]Susan Eggers, Joel Emer, Henry Levy et al. Simultaneous multithreading: A platform for next-generation processors. IEEE Micro, 1997, (9/10): 12~18 被引量:1
  • 5[5]D M Tullsen, S J Eggers, H M Levy. Simultaneous multithreading: Maximizing on-chip parallelism. In: 25 Years of the Int'l Symp on Computer Architecture: Selected Papers. New York: ACM Press, 1998. 115~116 被引量:1
  • 6[6]J S Seng, E S Tune, D M Tullsen. Reduceing power with dynamic critical path information. In: M Williams ed. Proc of the 34th Annual Int'l Symp on Microarchitecture. Los Alamitos: IEEE Computer Society, 2001. 114~123 被引量:1
  • 7[7]Soner Onder, Rajiv Gupta. Load and store reuse using register file contents. In: ACM 15th Int'l Conf on Supercomputing. New York: ACM Press, 2001. 289~302 被引量:1
  • 8[8]Jun Yang, Rajiv Gupta. Load redundancy removal through instruction reuse. In: David J Lilja ed. Int'l Conf on Parallel Processing. Los Alamitos: IEEE Computer Society, 2000. 61~68 被引量:1
  • 9[9]U Kremer, J Hicks, J Rehg. A compilation framework for power and energy management on mobile computers. The 14th Int'l Workshop on Parallel Computing (LCPC'01), 2001. http://www.cs.rutgers.edu/~uli/pubs.html 被引量:1
  • 10[10]Yang Hongbo, G R Gao, A Marquez et al. Impacts of loop optimization on power consumption-A fresh look. The Workshop on Compilers and Operating Systems for Low Power (COLP), 2001. http://www.capsl.udel.edu/~hyang/personal.html 被引量:1

共引文献23

同被引文献7

  • 1赵荣彩,唐志敏.低功耗SMT体系结构研究[J].计算机工程与设计,2002,23(8):7-12. 被引量:6
  • 2张承义,邓宇,王雷,等.现代处理器设计-超标量处理器基础[M].北京:电子工业出版社,2004. 被引量:3
  • 3张昆藏.计算机组织与系统结构-性能设计[M]7版.北京:清华大学出版社,2006.. 被引量:1
  • 4Matt Ramsay,Chris Feucht,Mikko H Lipasti.Exploring efficient SMT branch predictor design[C].New York,USA:Workshop on Complexity-Effective Design,in Conjunction with ISCA,2003. 被引量:1
  • 5David Koufaty,Deborah T Marr.Hyperthreading technology in the netburst microarchitecture[J].IEEE Computer Society,2003,23(2):56-65. 被引量:1
  • 6Deborah T Mart,Frank Binns,David L Hill,et al.Hyperthreading technology architecture and microarchitecture[J].Intel Technology Journal,2002,6(1):4-15. 被引量:1
  • 7单睿,洪缨,侯朝焕.推断与推测技术在现代高性能微处理器设计中的应用研究[J].计算机学报,2003,26(11):1575-1580. 被引量:5

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部