期刊文献+

二维拉格朗日和欧拉结合法在流处理器MASA上的实现与评测

Implementation and Evaluating of a 2D Lagrange-Euler Method on MASA Stream Processor
下载PDF
导出
摘要 现代半导体工艺技术的发展使得在单芯片上放置数百个运算单元成为可能,但是全局片上片外带宽受限。通用处理器体系结构不能较好地适应变化,仍然依靠全局片上结构,少量的运算单元。而流体系结构拥有大量的运算单元、鲜明的存储层次,使得在有限的片外带宽下,用高的本地带宽来满足大量运算单元的需求。首先介绍了原型MASA流体系结构,然后给出了爆轰流体力学中的二维拉格朗日和欧拉结合法(Ygx2)在流体系结构上实现的实例研究,最后用时钟精确的模拟器来评测应用的运行性能,结果表明Ygx2应用在500MHz的MASA上运行结果与1.6GHz的Iantium2的比较快近4倍,证实了流体系结构在高性能计算领域的极大潜力。 Modem semiconductor technology allows us to place hundreds of functional units on a single chip which provides limited global on-chip and off-chip bandwidths. General. purpose processor architectures have not adapted to this change in the capabilities and constraints of the underlying technology, still relying on global on-chip structures for operating a small number of functional units. Stream processors, on the other hand, have a large number of functional units, and utilize multiple register hierarchies with high local bandwidth to match the bandwidth demands of the functional units with the limited available off-chip bandwidth. This paper describes the microarchitecture of MASA and presents the implementation of the application in fluid dynamics. We developed cycle-accurate simulator to evaluate the performance. The results show that the application on 500MHz MASA outperforms a 1.6G Itanium2 by a factor of 4. This research confirms that stream architecture has the potential to deliver high performance.
出处 《国防科技大学学报》 EI CAS CSCD 北大核心 2006年第4期43-48,共6页 Journal of National University of Defense Technology
基金 国家自然科学基金资助项目(60573103) 高性能计算创新团队基金资助项目(IRT0446)
关键词 流体系结构 Ygx2 高性能计算 stream architecture Ygx2 high performance computing
  • 相关文献

参考文献12

  • 1Workshop on Streaming Systems[EB/OL].[2003-08-22].http://www.cag.lcs.mit.edu/wss03/. 被引量:1
  • 2文梅,伍楠,张春元,等.Multiple-dimension Scalable Adaptive Stream Architecture[A].Ninth Asia-Pacific Computer Systems Architecture Conference,Beijing,2004,9:199-211. 被引量:1
  • 3Mei Wen Nan Wu Hai-Yan Li Chun-Yuan Zhang.Multiple-Morphs Adaptive Stream Architecture[J].Journal of Computer Science & Technology,2005,20(5):635-646. 被引量:3
  • 4Ahn J H,et al.Evaluating the Imagine Stream Architecture[J].ACM SIGARCH Computer Architecture News,2004,32(2):14-25. 被引量:1
  • 5Erez M,et al.Analysis and Performance Results of a Molecular Modeling Application on Merrimac[A].2004 International Conference for High Performance Computing,Networking,Storage,and Analysis,USA,2004. 被引量:1
  • 6伍楠,文梅,张春元,等.A Stream Architecture Supporting Multiple Stream Execution Models[A].Asia-Pacific Computer Systems Architecture Conference 2005,Singapore,2005,10:143-156. 被引量:1
  • 7MASA工作组[EB/OL].[2006-01-10].http://masa.nudt.edu.cn. 被引量:1
  • 8袁国兴,等.评几种高档微处理器在运算科学计算问题时的性能[EB].http://www.ccw.com.cn. 被引量:2
  • 9Jayasena N S.Memory Hierarchy Design for System Computing[D].Stanford PhD thesis,2005,9. 被引量:1
  • 10Rixner S.Stream Processor Architecture[M].Kluwer Academic Publishers,Boston,MA,2001,11. 被引量:1

二级参考文献22

  • 1.[EB/OL].http://www.flipcode.com/articles/article_dx8shoders.shtml.,. 被引量:1
  • 2ATI technologies Inc. Radeon whitepape, 2000. 被引量:1
  • 3Khailany B, Daily W Jet al. Imagine: Media processing with streams. IEEE Micro., 2001, (3/4): 35-46. 被引量:1
  • 4Kapasi U J, Dally W Jet al. The Imagine stream processor. In Proe. 2002 International Conference on Computer Design, 2002, Freiburg, Germany, pp.282-288. 被引量:1
  • 5Kapasi U Jet al. Programmable stream processor. IEEE Computer, Aug. 2003, pp.54-62. 被引量:1
  • 6Kapasi U J. Conditional techniques for stream processing kernels [Dissertation]. Dept. Electrical Engineering, Stanford University, 2004. 被引量:1
  • 7Taylor M Bet al. Evaluation of the raw microprocessor:An exposed-wire-delay architecture for ILP and streams. In ISCA2004, Munchen, Germany. 被引量:1
  • 8Taylor M B et al. The raw microprocessor: A computational fabric for software circuits and general purpose programs. IEEE Micro., 2002, (3/4). 被引量:1
  • 9Karthikeyan Sankaralingam et al. Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture. In 30th Annual Int. Syrup. Computer Architecture, May 2003. 被引量:1
  • 10Mai K et al. Smart memories: A modular reconfigurable architecture. In 2000 ISCA, Varfcouver, Canada, pp.161-171. 被引量:1

共引文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部