期刊文献+

n埋层PSOI结构射频功率LDMOS的输出特性 被引量:2

Output Characteristics of a Buried n Layer RF Power PSOI LDMOS
下载PDF
导出
摘要 提出了具有n埋层PSOI(部分SOI)结构的射频功率LDMOS器件.射频功率LDMOS的寄生电容直接影响器件的输出特性.具有n埋层结构的PSOI射频LDMOS,其Ⅰ层下的耗尽层宽度增大,输出电容减小,漏至衬底的结电容比常规LDMOS和PSOI LDMOS分别降低39.1%和26.5%.1dB压缩点处的输出功率以及功率增益比PSOI LDMOS分别提高62%和11.6%,附加功率效率从34.1%增加到37.3%.该结构器件的耐压比体硅LDMOS提高了14%. A novel buried n layer partial SOl RF power LDMOS is proposed. The output characteristics of the RF power LDMOS are greatly affected by the parasitic capacitance. Because the depletion width under the buried oxide layer of the proposed structure increases,the output capacitance decreases. Its drain-substrate capacitance is 39. 1% and 26. 5% less than that of the normal LDMOS and the partial SOI LDMOS respectively. At the ldB compression point,its output power and power gain are 62% and 11.6% higher than those of the partial SOI LDMOS respectively,and the power-added efficiency of the proposed structure increases from 34.1% to 37. 3%. The breakdown voltage of the proposed structure is 14% higher than that of the bulk structure.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2006年第7期1269-1273,共5页 半导体学报(英文版)
关键词 PSOI n埋层 射频功率LDMOS 输出特性 PSOI buried n layer RF power LDMOS output characteristics
  • 相关文献

参考文献10

  • 1Ren Changhong,Cai Jun,Liang Y C,et al.The partial silicon-on-insulator technology for RF power LDMOSFET device and on-chip microinductors.IEEE Trans Electron Device,2002,49(12):2271 被引量:1
  • 2Ren Changhong,Liang Y C,Xu Shuming.New RF LDMOS structure with improved power added efficiency for 2GHz power amplifiers.TENCON Proceedings,2000,3:29 被引量:1
  • 3Wood A,Dragon C,Burger W.High performance silicon LDMOS technology for 2GHz RF power amplifier applications.International Electron Devices Meeting,1996:87 被引量:1
  • 4陈星弼.功率MOSFET与高压集成电路[M].成都:电子科技大学,1989.154-158. 被引量:3
  • 5Fiorenza J G,del Alamo J A,Antoniadis D A.A RF power LDMOS device on SOI.Proceedings of SOI Conference,IEEE International,1999:96 被引量:1
  • 6罗卢杨,方健,罗萍,李肇基.具有降场电极U形漂移区SOI-LDMOS的耐压特性[J].Journal of Semiconductors,2003,24(2):194-197. 被引量:15
  • 7段宝兴,张波,李肇基.阶梯埋氧型SOI结构的耐压分析[J].Journal of Semiconductors,2005,26(7):1396-1400. 被引量:12
  • 8罗小蓉,李肇基,张波,郭宇锋,唐新伟.屏蔽槽SOI高压器件新结构和耐压机理[J].Journal of Semiconductors,2005,26(11):2154-2158. 被引量:14
  • 9Trivedi M,Khandelwal P,Shenai K.Performance modeling of RF power MOSFET's.IEEE Trans Electron Devices,1999,46(8):1794 被引量:1
  • 10Xu Shuming,Foo Pangdow,Wen Jianqing,et al.RF LDMOS with extreme low parasitic feedback capacitance and high hot-carrier immunity.Technical Digest of International Electron Device Meeting,1999:201 被引量:1

二级参考文献27

  • 1郭宇锋,李肇基,张波,方健.阶梯分布埋氧层固定电荷SOI高压器件新结构和耐压模型[J].Journal of Semiconductors,2004,25(12):1695-1700. 被引量:14
  • 2段宝兴,张波,李肇基.阶梯埋氧型SOI结构的耐压分析[J].Journal of Semiconductors,2005,26(7):1396-1400. 被引量:12
  • 3富力文,阎力大.RESURF原理应用于SOI LDMOS晶体管[J].Journal of Semiconductors,1996,17(4):283-288. 被引量:7
  • 4Murari B,Bertotti F,Vignola G A. Smart power ICs:Technologies and applications. Springer, 1996:105. 被引量:1
  • 5Merchant S, Aronold E,et al. Realization of high breakdown voltage(> 700V) in thin SOI device. Proc 3rd Int Symp on Power Semiconductor Devices and ICs, 1991 : v31. 被引量:1
  • 6Matsudai T,Nakagawa A. Simulation of a 700V high voltage device structure on a thin SOI. Proc 4th Int Symp On Power Semiconductor Devices and ICs, 1992: 272. 被引量:1
  • 7Tadikonda R, Hardikar S, SankaraNarayanan E M. Realizing high breakdown voltage(> 600V) in partial SOI technology.Solid-State Electron,2004,48:1655. 被引量:1
  • 8Li Z J,Luo L Y,Guo Y F,et al. Breakdown theory of a new SOI composite structure. ICCCAS,2002,6:1744. 被引量:1
  • 9Li Zhaoji, Guo Yufeng, Fang Jian, et al. A new 2-D analitcal model of double RESURF in SOI high voltage devices (invited). Proc ICSICT,2004,10:328. 被引量:1
  • 10陈星弼.p—n+结有场极时表面电场分布的简单表示式[J].电子学报,1986,14(1):36-36. 被引量:2

共引文献31

同被引文献20

  • 1段宝兴,张波,李肇基.阶梯埋氧型SOI结构的耐压分析[J].Journal of Semiconductors,2005,26(7):1396-1400. 被引量:12
  • 2罗小蓉,李肇基,张波,郭宇锋,唐新伟.屏蔽槽SOI高压器件新结构和耐压机理[J].Journal of Semiconductors,2005,26(11):2154-2158. 被引量:14
  • 3陈星弼.功率MOSFET与高压集成电路[M].成都:电子科技大学,1989.154-158. 被引量:3
  • 4Ren C, Cai J, Liang Y C, et al. The partial silicon-on-insulator technology for RF power LDMOSFET'device and on-chip microinductors. IEEE Trans Electron Devices, 2002,49 (12) : 2271 被引量:1
  • 5Ren C, Liang Y C, Xu S. New RF LDMOS structure with improved power added efficiency for 2GHz power amplifiers. Proceedings of Tencon,2000,3:29 被引量:1
  • 6Wood A,Dragon C,Burger W. High performance silicon LDMOS technology for 2GHz RF power amplifier applications. International Electron Devices Meeting, 1996 : 87 被引量:1
  • 7陈星弼.功率MOSFET与高压集成电路.南京:东南大学出版社,1989. 被引量:1
  • 8Fiorenza J G,del Alamo J A,Antoniadis D A. A RF power LD- MOS device on SOI. Proceedings of IEEE International SOI Conference, 1999 : 96 被引量:1
  • 9Malay T,Pankaj K,Krishna S. Performance modeling of RF power MOSFET' s. IEEE Trans Electron Devices, 1999,46(8) : 1794 被引量:1
  • 10Xu S, Foo P, Wen J, et al. RF LDMOS with extreme low parasitic feedback capacitance and high hot-carrier immunity. IEDM Technical Digest of International Electron Device Meeting, 1999: 201 被引量:1

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部