期刊文献+

时间约束调度中功能单元的下限估算 被引量:1

Lower-Bound Estimation of Functional Units in Time-Constrained Scheduling
下载PDF
导出
摘要 针对高层次综合中时间约束下的调度问题,提出了对功能单元的2种下限估算算法:单位长度调度法和最大网络流法·其主要思想是将原调度问题的不同约束放松,得到多项式可解的新问题,并使得新问题的最优解是原调度问题的下限值·将2种算法与已有的最小重叠法和整数线性规划给出的最优解做了理论和实验上的比较·实验结果表明:2种估算算法运行时间合理,并且单位长度调度法比最小重叠法更准确·最后总结了各种约束对下限估算准确性的影响· In this paper, the problem of lower-bound estimation on functional units for the time-constrained scheduling is studied. Two polynomial estimators, UnitLength and MaxFlow, are proposed. The main idea of the two algorithms is to transform the original scheduling problem into new problems by relaxing constraints, and guarantee that the optimal solutions of the new problems are lower-bounds of the original problem. The existing Minlnterval method and an integer linear programming formulation are implemented to evaluate the accuracy of the proposed algorithms. Experimental results indicate that the runtime of the two estimators is reasonable, and UnitLength is more accurate than Minlnterval. Finally, the effect of relaxation of different constraints on the estimation accuracy is concluded.
作者 许俊娟 程旭
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2006年第4期532-537,共6页 Journal of Computer-Aided Design & Computer Graphics
基金 国家"八六三"高技术研究发展计划(2003AA1Z1010 2004AA1Z1010)
关键词 高层次综合 调度 时间约束 下限估算 high-level synthesis scheduling time-constrained scheduling lower-bound estimation
  • 相关文献

参考文献14

  • 1Garey M R, Johnson D S. Computers and intractability: a guide to the theory of NP-completeness[M]. New York: Freeman, 1979 被引量:1
  • 2Ohm S Y, Jhon C S. A branch-and-bound method for the optimal scheduling[C]//Proceedings of IEEE Custom Integrated Circuits Conference, Boston, Massachusetts, 1992: 861-864 被引量:1
  • 3Hu T C. Parallel sequencing and assembly line problems[J]. Operations Research, 1961, 9(6): 841-848 被引量:1
  • 4Fernandez E B, Bussell B. Bounds on the number of processors and time for multiprocessor optimal schedule[J]. IEEE Transactions on Computers, 1973, 22(8): 745-751 被引量:1
  • 5Ohm S Y, Kurdahi F J, Dutt N. Comprehensive lower bound estimation from behavioral descriptions[C]//Proceedings of the IEEE/ACM International Conference on Computer Aided Design, Santa Clara, California, 1994: 182-187 被引量:1
  • 6Ohm S Y, Kurdahi F J, Dutt N. A unified lower bound estimation technique for high-level synthesis[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1997, 16(5): 458-472 被引量:1
  • 7Sharma A, Jain R. Estimating architectural resources and performance for high-level synthesis applications[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1993, 1(2): 175-190 被引量:1
  • 8Chaudhuri S, Walker R A. Bounding algorithms for design space exploration[C]//Proceedings of the 9th Great Lakes Symposium on VLSI, Ypsilanti, Michigan, 1999: 234-235 被引量:1
  • 9ShenZhaoxuan,ChingChuen.Lower Bound Estimation of Hardware Resources for Scheduling in High—Level Synthesis[J].Journal of Computer Science & Technology,2002,17(6):718-730. 被引量:2
  • 10Chaudhuri S, Walker R A. Computing lower bounds on functional units before scheduling[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1996, 4(2): 273-279 被引量:1

二级参考文献36

  • 1Parker A C, Pizarro J T, Milnar M. MAHA: A program for datapath synthesis. In Proc. 23rd Design Automation Conference, Las Vegas, NV, USA, 1986, pp.461-466. 被引量:1
  • 2Kim T K, Yonezawa N, Liu W S J, Liu C L. A scheduling algorithm for conditional resource sharing - A hierarchical reduction approach. IEEE Trans. CAD-ICAS, Apr., 1994, 13(4): 425-438. 被引量:1
  • 3Hu Y, Carlson B S. A unified algorithm for the estimation and scheduling of data flow graphs. Journal of Circuits Systems and Computers, June, 1996, 6(3): 287-318. 被引量:1
  • 4Tiruvuri G, Chung M. Estimation of lower bounds in scheduling algorithms for high-level synthesis. ACM Trans.Design Automation of Electronic Systems, Apr., 1998, 3(2): 162-180. 被引量:1
  • 5Narasimhan M, Ramannjam J. On-lower bounds for scheduling problems in high-level synthesis. In Proc. 2000 Design Automation Conference, Los Angeles, CA, USA, June, 2000, pp.546-551. 被引量:1
  • 6Jain R, Parker A C, Park N. Predicting system-level area and delay for pipelined and non-pipelined designs. IEEE Trans. CAD-ICAS, 1992, 11(8): 955-965. 被引量:1
  • 7Timmer A H, Heijligers M J M, Jess J A G. Fast system-level area-delay curve prediction. In Proc. 1st Asian Pacific Conference on Hardware Description Languages, Standards and Applications, Brisbane, Australia, Dec.,1993, pp.198-207. 被引量:1
  • 8Nourani M, Papachristou C. A layout estimation algorithm for RTL datapaths. In Proc. 30th Design Automation Conference, Dallas, TX, USA, 1993, pp.285-291. 被引量:1
  • 9Timmer A H, Jess J A G. Execution interval analysis under resource constraints. In Proc. International Conference on Computer Aided Design, Santa Clara, CA, USA, Nov., 1993, pp.454-459. 被引量:1
  • 10Sharma A, Jain R. Estimating architectural resources and performance for high-level synthesis applications. In Proc. 30th Design Automation Conference, Dallas, TX, USA, 1993, pp.355-360. 被引量:1

共引文献1

同被引文献3

引证文献1

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部