期刊文献+

基于多扫描链相容压缩的距离标记压缩方法

Distance-marking compression method based on compatible compression of multiple scan chains
下载PDF
导出
摘要 文章提出了一种基于多扫描链相容压缩的距离标记压缩方法,该方法可以有效压缩芯片测试数据量。此方法利用相容压缩和基于差分的编码压缩方法两次压缩测试数据,相比类似的编码测试数据压缩方案,具有压缩测试数据传输协议简单、解压控制过程容易实现的突出特点;对ISCAS-85和ISCAS-89部分标准电路硬故障集的实验结果显示,本文建议的方法在压缩效率以及解压的实现上都明显优于混合码。 The distance-marking compression method based on compatible compression of multiple scan chains is presented,with which the test data can be compressed efficiently. In the method, the test data are compressed twice by making use of compatihle compression and the coding compression strategy based on the difference vector. The proposed method has outstanding advantages over the similar test data compression schemes in that the communication protocol of the compression test data is simple and the decompression control procedure is easy. Experimental results of the hard fault set of part of ISCAS 85 and ISCAS-89 benchmark circuits show that the proposed method obviously outperforms the hybrid coding in the compression ratio and the implementation of decompression.
出处 《合肥工业大学学报(自然科学版)》 CAS CSCD 北大核心 2006年第1期5-9,共5页 Journal of Hefei University of Technology:Natural Science
基金 国家自然科学基金资助项目(90407008) 教育部留学回国人员科研基金资助项目(2004.527) 安徽省自然科学基金资助项目(050420103)
关键词 测试数据压缩 多扫描链 相容压缩 距离标记法 test data compression multiple scan method chain compatible compression distance-marking
  • 相关文献

参考文献8

  • 1Chandra Am Chakrabarty K. Test resource partitioning for SOCs[J]. Design & Test of Computers, IEEE, 2001, 18(5):80-91. 被引量:1
  • 2梁华国,聚贝勒.海伦布昂特,汉斯-耶西姆.冯特利希.一种基于折叠计数器重新播种的确定自测试方案[J].计算机研究与发展,2001,38(8):931-938. 被引量:44
  • 3梁华国,蒋翠云.使用双重种子压缩的混合模式自测试[J].计算机研究与发展,2004,41(1):214-220. 被引量:38
  • 4Chandra A, Chakrabarty K. System-on-a-chip test data compression and decompression architectures based on Golomb codes[J]. IEEE Trans on CAD of Integrated Circuits and Systems, 2001,20 (3):355-368. 被引量:1
  • 5Chandra A, Chakrabarty K. System on a chip test data compression and decompression based on internal scan chains and Golomb coding[J]. IEEE Trans on Computer-Aided Design of Integrated Circuits & Systems, 2002,21:715-722. 被引量:1
  • 6Chandra A, Chakrabarty K. Test data compression and test resource partitioning for system-on-a-chip using frequency-directed run-length (FDR) codes[J]. IEEE Trans-actions on Computers,2003,52:1 076-1 088. 被引量:1
  • 7Li L, Chakrabarty K. Test data compression using dictionaries with fixed-length indlces[A]. Proc 21st IEEE VLSI Test Symp(VTS 2003), Napa Valley, CA, USA, April 2003[C]. 2003. 219-224. 被引量:1
  • 8Wurtenberger A, Tautermann C S, Hellebrand S. A hybrid coding strategy for optimized test data compression [A], IEEE Int Test Conf, Charlotte, NC, USA,2003[C].2003.451-459. 被引量:1

二级参考文献22

  • 1[1]M Abramovici, M Breuer, A Friedman. Digital Systems Testing and Testable Design. New York: Computer Science Press, 1990 被引量:1
  • 2[2]K-T Chen, C-J Lin. Timing driven test point insertion for full-scan and partial-scan BIST. The IEEE Int'l Test Conf, Washington, D C, 1995 被引量:1
  • 3[3]Y Savaria, M Yousef, B Kaminska .et al.. Automatic test point insertion for pseudo-random testing. The Int'l Symp on Circuits and Systems, 1991. http://ieeexplore.ieee.org/Xplore/DynWel.jsp 被引量:1
  • 4[4]M J Y Williams, J B Angell. Enhancing testability of large-scale integrated circuits via test points and additional logic. IEEE Trans on Computers, 1973, C-22(1): 46~60 被引量:1
  • 5[5]K Chakrabarty, B T Murray, V Iyengar. Built-in test pattern generation for high-performance circuits using twisted-ring counters. The 17th IEEE VLSI Test Symp, Dana Point, CA, 1999 被引量:1
  • 6[6]K Chakrabarty, S Swaminathan. Built-in self testing of high-performance circuits using twisted-ring counters. The 2000 IEEE Int'l Symp on Circuits and Systems, 2000. http://ieeexplore.ieee.org/Xplore/DynWel.jsp 被引量:1
  • 7[7]C Dufaza, G Cambon. LFSR based deterministic and pseudo-random test pattern generator structures. European Test Conference, Munich, 1991 被引量:1
  • 8[8]S Hellebrand, J Rajski, S Tarnick .et al.. Built-in test for circuits with scan based on reseeding of multiple-polynomial linear feedback shift registers. IEEE Trans on Computers, 1995, 44(2): 223~233 被引量:1
  • 9[9]S Hellebrand, B Reeb, S Tarnick .et al.. Pattern generation for a deterministic BIST scheme. IEEE/ACM Int'l Conf on CAD-95, San Jose, CA, 1995 被引量:1
  • 10[10]S Hellebrand, H-J Wunderlich, A Hertwig. Mixed-mode BIST using embedded processors. Journal of Electronic Testing Theory and Applications (JETTA), 1998, 12(1/2): 127~138 被引量:1

共引文献55

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部