4Jerinic V,Muller D. Shrinking the Parameter Space of IP U- tilizing Parameter Domains. International Workshop on IP - based SOC Design Grenoble,France, 2002. 被引量：1
5Jerinic V, Muller D. Splitting the Parameter Space into orthogonal Parameter Domains. IPQ Workshop Paderhon, Germany, 2001. 被引量：1
6Givargis T, Vahid F. Parameterized System Design. IEEE/ ACM International Workshop on Hardware/Software Codesign, CODES, 2000. 被引量：1
7Ascia G, Catania V, Palesi M. Design Space Exploration Methodologies for IP - based .System - on - a - Chip. IEEE International Symposium on Circuits and Systems ISCAS, 2002. 被引量：1
8Nandi A,Mareuleseu R. System- Level Power/Performance Analysis for Embedded Systems Design. Design Automation Conference DAC, 2001. 被引量：1
9Cadence Design Systems Inc. , Verification Cockpit Product Documentation, 2002. 被引量：1
10Ascia G, Catania V, Palesi M. Design Space Exploration Methodologies for IP - based System - on - a - Chip. IEEE International Symposium on Circuits and Systems ISCAS, 2002. 被引量：1
