1[1]A.Z.Wang,H.G.Feng,K.Gong,R.Y.Zhan,J.Stine.On-chip ESD protection design for integrated circuit:an overview for IC design.Microelectronics Journal,2001;32(2001)733-747 被引量：1
2[2]R.W.Dutton.Bipolar transistor modeling of avalanche generation for computer circuit simulation.IEEE Trans.Elec.Dev.,1975; ED-22:p.334-338 被引量：1
4[5]M.Mergens,W.Wilkenning,S.Mettler,H.Wolf,etc.Analysis of lateral DMOS power devices under ESD stress condition.IEEE Trans.Electron Devices,2000;vol.47,:p.2128-2137. 被引量：1
5[6]Ajith Amerasekera,Charvaka Duvvury.ESD in silicon integrated circuit.By JOHN WILEY & SONS,INC chapter 4. 被引量：1
