为设计频谱性能优良的有限冲激响应(FIR)数字带通滤波器,从窗函数的性质及选择指标出发,分析了椭圆球面波函数(PSWF)作为窗函数的优势;在此基础上根据数字滤波器设计的原理和要求,选择0阶基带椭圆球面波函数作为窗函数设计数字带通滤波...为设计频谱性能优良的有限冲激响应(FIR)数字带通滤波器,从窗函数的性质及选择指标出发,分析了椭圆球面波函数(PSWF)作为窗函数的优势;在此基础上根据数字滤波器设计的原理和要求,选择0阶基带椭圆球面波函数作为窗函数设计数字带通滤波器,并利用微分方程状态转移矩阵逼近的PSWF求解算法,给出了基于PSWF的FIR数字带通滤波器设计方法。理论分析和仿真结果表明:PSWF数字带通滤波器具有较低的设计复杂度,与Kaiser滤波器和Blackman滤波器相比,其旁瓣衰减有超过7 d B的优势,且具有与两种滤波器相当的通带波纹波动和过渡带宽。展开更多
A novel DSP to ASIC (Application Specific Integrated Circuit) architecture design methodology is presented in this paper for reducing power/area consumption. Traditional methods always focus on optimizing hardware str...A novel DSP to ASIC (Application Specific Integrated Circuit) architecture design methodology is presented in this paper for reducing power/area consumption. Traditional methods always focus on optimizing hardware structure or algorithm separately. The authors propose a new method called PRF (Paralleling Reducing Folding) framework to combine hardware optimization with algorithm simplification. In the first step, paralleling, unfolding technology is applied to divide one data path into several channels and expose the redundancy of the algorithm. In the second step, reducing, decoupling theory is used to reduce computational complexity. In the last step, folding, time multiplexing method is used to merge similar components. As an exoteric methodology framework, many optimization methods can be integrated into the PRF framework. To optimize a 3N taps FIR (Fincte Impact Response) and obtain a content result, PRF methodology framework is applied.展开更多
文摘为设计频谱性能优良的有限冲激响应(FIR)数字带通滤波器,从窗函数的性质及选择指标出发,分析了椭圆球面波函数(PSWF)作为窗函数的优势;在此基础上根据数字滤波器设计的原理和要求,选择0阶基带椭圆球面波函数作为窗函数设计数字带通滤波器,并利用微分方程状态转移矩阵逼近的PSWF求解算法,给出了基于PSWF的FIR数字带通滤波器设计方法。理论分析和仿真结果表明:PSWF数字带通滤波器具有较低的设计复杂度,与Kaiser滤波器和Blackman滤波器相比,其旁瓣衰减有超过7 d B的优势,且具有与两种滤波器相当的通带波纹波动和过渡带宽。
文摘A novel DSP to ASIC (Application Specific Integrated Circuit) architecture design methodology is presented in this paper for reducing power/area consumption. Traditional methods always focus on optimizing hardware structure or algorithm separately. The authors propose a new method called PRF (Paralleling Reducing Folding) framework to combine hardware optimization with algorithm simplification. In the first step, paralleling, unfolding technology is applied to divide one data path into several channels and expose the redundancy of the algorithm. In the second step, reducing, decoupling theory is used to reduce computational complexity. In the last step, folding, time multiplexing method is used to merge similar components. As an exoteric methodology framework, many optimization methods can be integrated into the PRF framework. To optimize a 3N taps FIR (Fincte Impact Response) and obtain a content result, PRF methodology framework is applied.
