期刊文献+

一种千兆以太网控制器中VCO的设计 被引量:3

A Design of VCO for Controller of Gigabit Ethernet
下载PDF
导出
摘要 随着通信网络技术的迅速发展 ,以太网技术得到了广泛的运用。千兆以太网是以太网的一种 ,作为一种新的网络体系 ,千兆以太网已成为组建局域网的首选方案。本文中所提出的 VCO(压控振荡器 )是千兆以太网控制器中 PLL (锁相环 )的一个部分。由于 VCO决定了控制器的工作速率 ,因此 VCO的设计是千兆以太网控制器设计的关键。本文给出了 VCO的电路仿真的结果与设计出的版图 ,并对电路与版图的设计方法进行了探讨。本文中所设计的 VCO采用了 TSMC 0 .2 5μm CMOS工艺实现 ,中心振荡频率为 1.2 5 GHz,输出电压的幅度为 62 0 m V,版图的面积为 10 0× 10 0μm2。 With the development of communication network, the Ethernet is widely used. The Gigabit Ethernet is a kind of Ethernet. As a new kind of network system, it has become the first choice of building the local area network. The proposed VCO (voltage controlled oscillator) in this paper is a part of PLL (phase locked loop) in the network controller. Because the operating speed of controller depends on VCO, the design of VCO is the key of Gigabit Ethernet network controller. In this paper, the designs of circuit and layout are provided. The designing technique of the circuit and the layout is also discussed in this paper. The proposed VCO is implemented with TSMC 0.25μm CMOS technology. The center frequency is 1.25GHz, the output amplitude is 620mV, and the core chip area is about 100×100μm 2.
出处 《电气电子教学学报》 2004年第2期57-61,共5页 Journal of Electrical and Electronic Education
  • 相关文献

参考文献8

  • 1谢嘉奎..电子线路[M],2000.
  • 2顾宝良..通信电子线路[M],2002.
  • 3Yonghui Tang and Geiger, R.L. A 2.5Gbit/s CMOS PLL for data/clock recovery without frequency divider [C]. Circuits and Systems, 2001; ISCAS 2001. The 2001 IEEE International Symposium on, Vol 1, 2001:256--259. 被引量:1
  • 4Oscal T -C Chen, and Roin Ruey-Bin Sheen. A power efficient wide-range phase-locked loop[J]. Solid-State Circuits,IEEE Journal of Vol 37, Issue:l, Jan. 2002:51-62. 被引量:1
  • 5王志功 沈永朝.VLSI设计讲义[M].南京:东南大学出版社,2001.. 被引量:1
  • 6Yonghui Tang and Geiger,R.L.A 2.5Gbit/s CMOS PLL for data/clock recovery without frequency divider[C].Circuits and Systems,2001; ISCAS 2001.The 2001 IEEE International Symposium on,Vol.1,2001: 256- 259 被引量:1
  • 7Oscal T.-C.Chen,and Roin Ruey-Bin Sheen.A power-effi cient wide-range phase-locked loop[J].Solid-State Circuits,IEEE Journal of,Vol.37,Issue:1,Jan.2002:51-62 被引量:1
  • 8王志功 沈永朝.VLSI设计讲义[M].南京:东南大学出版社,2001.. 被引量:1

同被引文献10

引证文献3

二级引证文献18

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部