摘要
取指令能力的高低对微处理器的性能有很大影响。指令预取技术能够有效地降低指令Cache的访问失效率,提高微处理器的取指令能力,进而提高微处理器的性能。本文提出了一种由分支指令指导的、以基本块为单位的非顺序指令预取技术,每次预取将一个完整的基本块读入指令Cache。这种方法使用静态策略分析程序行为,实现所需的硬件复杂度低。模拟结果显示,该方法能够有效地提高指令Cache访问的命中率。
Instruction supply can influence processor performance greatly.Instruction prefetching is an effective mechanism to reduce the instruction cache miss rate.This paper proposes a nonsequential instruction prefetching mechanism,which is directed by branch instructions and prefetches a whole basic block each time.Experimental results show it can increase the instruction cache hit rate effectively.In addition,it predicts program behaviors statically so that it does not need any complex hardware to predict and restore.
出处
《计算机工程与科学》
CSCD
2003年第4期94-98,共5页
Computer Engineering & Science
基金
国家自然科学基金资助项目(60173040
6993303)
