期刊文献+

能量恢复型CVSL电路的设计及其应用 被引量:1

Design of Charge-recovery CVSL Circuits and its Application
下载PDF
导出
摘要 提出了采用交流能源的级联电压开关逻辑(CVSL)电路,其主要特点是输出与输入信号呈现相同相位,并消除了输出端悬空现象,适合于实现低功耗组合电路。应用0.25μmCMOS标准工艺的SPICE模拟表明,提出的电路具有正确的逻辑功能与可观的能量节省。 A new CVSL circuit adopting AC power supply is presented. The output and input phases of the proposed circuit are uniform,and it avoids floating output,so it is fit for implementing combinational circuits. With 0.25μm standard CMOS process parameters,SPICE simulations demonstrate that the designed circuits have correct logic function and considerable power saving.
作者 胡建平 李宏
出处 《微电子学与计算机》 CSCD 北大核心 2003年第5期36-38,共3页 Microelectronics & Computer
基金 浙江省教育厅基金资助项目(20010238) 宁波市重大科研攻关基金资助项目(01J20100-1)
关键词 能量恢复型CVSL电路 设计 交流能源 CMOS集成电路 低功耗组合电路 VLSI design,Low power technique,Energy recovery,CMOS,Clocked CVSL
  • 相关文献

参考文献6

  • 1V C Oklobdzija, D Maksimovic, F Lin. Pass-transistor Adiabatic Logic Using Single-clock Supply. IEEE Trans Circuits and Systems-II: Analog and Digital Signal Processing, 1997, 44(10): 842-846. 被引量:1
  • 2J Lim, K Kwon, S I Chae. Reversible Energy Recovery Logic Circuit without Nonadiabatic Energy Loss. Electron Lett, 1998, 34(4): 344--346. 被引量:1
  • 3D Maksimovic, V G Oklobdzija, B Nikolic, et al. Clocked CMOS Adiabatic Logic with Integrated Single-phase Powerclock Supply. IEEE Trans. Very Large Scale Integration Systems, 2000, 8(4): 460-463. 被引量:1
  • 4吴训威, 刘晓, 胡建平. Adiabatic NP-domino Circuits. The 4^th International Symposium on ASIC, Shanghai, 2001:884--887. 被引量:1
  • 5S Kim, M C Papaefthymiou. The Single-phase Adiabatic Circuitry. IEEE Trans Very Large Scale Integration Systems, 2001, 9(1): 52-63. 被引量:1
  • 6N Weste, K Eshraghian. Principles of CMOS VLSI Design:A Systems Perspective. 2nd Edition, Addison-Wesley, NewYork, 1993: 238-252. 被引量:1

同被引文献13

  • 1Kim S,Papaefthymiou M C.The single-phase adiabatic circuitry[J].IEEE Trans on VLSI System,2001;9(1):52-63. 被引量:1
  • 2Oklobdzija V G,Maksimovic D,Lin F.Pass-transistor adiabatic logic using single power-clock supply[J].IEEE Trans Circuits and Systems-Ⅱ:Analog and Digital Signal Processing,1997;44(10):842-846. 被引量:1
  • 3Moon Y,Jeong D K.An efficient charge recovery logic circuit[J].IEEE J of Solid-Stage Circuits,1996;31(4):514-522. 被引量:1
  • 4Kramer A,Denker J S,Flower B,et al.2nd order adiabatic computation with 2N-2P and 2N-2N2P logic circuits[A].International Symposium on Low Power Design[C].Canada:Dana Point,1995:191-196. 被引量:1
  • 5Vetuli A,Pascoli S D,Reyneri L M.Positive feedback in adiabatic logic[J].Electron Lett,1996;32(20):1 867-1 868. 被引量:1
  • 6Km S,Kwon J H,Chae S I.An 8-b nRERL microprocessor for ultra-low-energy application.Proc.of ASP-DAC,Yokohama,Japan,2001:27-28. 被引量:1
  • 7Kim S,Ziesler C H,Papaefthymiou M C.Atrue single-phase energy-recovery multiplier[J].IEEE Trans on VLSI Systems,2003;11(2):194-207. 被引量:1
  • 8Weste N,Eshraghian K.Principles of COMS VLSI Design:A Systems Perspective[M].2nd Edition,New York:Addison-Wesley,1993. 被引量:1
  • 9Wu X W,Lu X,Hu J P.Adiabatic NP-domino circuits[A].The 4th International Symposium on ASIC[C].Shanghai,2001:884-887. 被引量:1
  • 10Rabaey J M.Digital Integrated Circuits:A Design Perspective[M].New York:Prentice Hall,1996:221-253. 被引量:1

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部