3Jozef Kalisz. Single - Chip Interpolating Time Counter with 200 - ps Resolution and 43 - s Range [ J ]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1997, 46 (4) : 851 - 856 . 被引量:1
4You - Jen Wang. All - Digital Delay - locked Loop/Pulsewidth - Control Loop With Adjustable Duty Cycles [ J ]. IEEE JOURNAL OF SOLID - STATE CIRCUIT, 2006, 41(6) : 1262 - 1274. 被引量:1
5Elvi Rǎisǎ - Ruotsalainen. A Low - Power CMOS Tune - to - Digital Converter[J]. IEEE JOURNAL OF SOLID - STATE CIRCUTT, 1995, 30(9) :984 - 990. 被引量:1