期刊文献+

EDA左移融合设计范式的发展现状、趋势与挑战 被引量:1

The shift-left design paradigm of EDA: progress and challenges
原文传递
导出
摘要 左移(shift-left)融合是电子设计自动化(electronic design automation,EDA)的一种新设计范式,旨在通过融合和并行解决传统瀑布式设计范式的问题.传统EDA流程分为多个串行设计阶段,导致设计周期长、设计冗余大.通过相邻设计阶段的融合与并行,可以有效缩短设计周期、提升设计优化效率.左移融合通常涉及在不同设计阶段之间共享数据模型,并采用新的抽象方法,可以应用到包括高层次综合、逻辑综合、布局布线、签核验证、工艺优化等EDA流程的各个阶段.此外,借助早期的数据分析与评估,可以有效应对后期可能出现的问题,从而降低开发成本.综上,鉴于左移融合对于提高EDA流程的效率和质量具有重要意义,本文将介绍左移融合的发展现状和关键科学问题,并展望未来发展路线. ion that can be applied to various stages of EDA flow,including high-level synthesis,logic synthesis,placement and routing,verification,process optimization,etc.In addition,with the help of early data analysis,possible problems in the late stage can be identified and addressed early,thereby reducing development and verification costs.In summary,left shift and fusion are of great importance for improving the efficiency and quality of the EDA flow.This paper will introduce and discuss the progress and challenges of the left-shift and fusion paradigm and look forward to the potential frontier research directions recommended to the National Natural Science Foundation of China.
作者 梁云 卓成 李永福 Yun LIANG;Cheng ZHUO;Yongfu LI(School of Integrated Circuits,Peking University,Beijing 100871,China;School of Micro-Nano Electronics,Zhejiang University,Hangzhou 310058,China;Department of Micro-Nano Electronics,Shanghai Jiao Tong University,Shanghai 200240,China)
出处 《中国科学:信息科学》 CSCD 北大核心 2024年第1期121-129,共9页 Scientia Sinica(Informationis)
基金 国家自然科学基金(批准号:T2293700,T2293701)资助项目。
关键词 电子设计自动化(EDA) 左移 融合 并行 效率 EDA shift-left fusion parallel efficiency
  • 相关文献

参考文献5

二级参考文献48

  • 1卢婷婷,金剑松,赵文庆.高频时钟网络布线拓扑结构的曼哈顿平面切割线生成算法[J].计算机辅助设计与图形学学报,2005,17(5):1068-1073. 被引量:3
  • 2蔡懿慈,熊焰,洪先龙,刘毅.考虑工艺参数变化的安全时钟布线算法[J].中国科学(E辑),2005,35(8):887-896. 被引量:8
  • 3Tsay R S. Exact zero skew. In: Proceeding of International Conference on CAD, 1991. 336~339. 被引量:1
  • 4Chao T H, Hsu Y C, Ho J M, et al. Zero skew clock routing with minimum wire length. IEEE Transactions on Circuit and System, 1992, 39(11):799~814. 被引量:1
  • 5Edahiro M. Minimum path-length equi-distant routing. In: Proc of Asia-Pacific Conf on Circuits and System, 1992. 41~46. 被引量:1
  • 6Huang D J H, Kahng A B, Tsao C W A. On the bounded-skew clock and Steiner routing problems. In: Proceeding of 32nd Design Automation Conference, 1995. 508~513. 被引量:1
  • 7Cong J, Kahng A B, Koh C K, et al. Bounded-skew clock and Steiner routing. ACM Trans on Design Automation of Electronics System, 1998, 3(3):341~388. 被引量:1
  • 8Xi J G, Dai W W M. Useful-skew clock routing with gate sizing for low power design. In: Proceeding of 33rd Design Automation Conference, 1996. 383~388. 被引量:1
  • 9Tsao C W, Albert Koh, Cheng K. UST/DME: A clock tree router for general skew constraints. IEEE/ACM International Conference on Computer-Aided Design, 2000, 400~405. 被引量:1
  • 10Pavman Z H, Tony M, James D M. Characterization and modeling of clock skew with process variations. In: IEEE Custom Integrated Circuit Conference, 1999. 441~444. 被引量:1

共引文献8

同被引文献3

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部