期刊文献+

阵列处理器上一种基于DFGSP的分像素插值算法实现 被引量:1

IMPLEMENTATION OF A SUB-PIXEL INTERPOLATION ALGORITHM BASED ON DFGSP ON DPR-CODEC
下载PDF
导出
摘要 提出一种基于深度优先贪婪搜索(Depth First Greedy Search Partitioning,DFGSP)的分像素插值任务划分映射方法,采用任务并行的方式,按深度优先搜索节点的方式减少子任务之间的通信量。对分像素插值算法的数据流图划分后设计合理并行方案,以极大限度利用处理元为原则进行贪婪搜索,并在项目组前期研究的阵列处理器(DPR-CODEC)上加速实现。实验表明,该方法执行时间远低于两步搜索方案,与未优化的原始HEVC插值滤波器相比,硬件资源占用减少72%。 This paper proposes a task partition mapping method based on depth first greedy search partitioning(DFGSP),which uses task parallel method and depth first search node method to reduce the communication between subtasks.After dividing the data flow graph of the sub-pixel interpolation algorithm,a reasonable parallel scheme was designed,which made greedy search based on the principle of maximum utilization of processing elements.The implementation was accelerated on the array processor(DPR-CODEC)researched in the early stage of the project team.The experimental results show that the execution time of this method is much lower than the two-step search scheme.Compared with the original HEVC interpolation filter,the hardware resource consumption is reduced by 72%.
作者 胡传瞻 蒋林 朱筠 谢晓燕 王萍 杨坤 Hu Chuanzhan;Jiang Lin;Zhu Yun;Xie Xiaoyan;Wang Ping;Yang Kun(School of Computer,Xi’an University of Posts&Telecommunications,Xi’an 710121,Shaanxi,China;Laboratory of Integrated Circuit,Xi’an University of Science and Technology,Xi’an 710054,Shaanxi,China;School of Electronic Engineering,Xi’an University of Posts&Telecommunications,Xi’an 710121,Shaanxi,China)
出处 《计算机应用与软件》 北大核心 2022年第10期49-53,103,共6页 Computer Applications and Software
基金 国家自然科学基金项目(61772417,61834005,61802304,61602377)。
关键词 任务划分 阵列处理器 深度优先贪婪搜索 分像素插值 Task partition DPR-CODEC Depth first greedy search Sub-pixel interpolation
  • 相关文献

参考文献4

二级参考文献30

  • 1周博,邱卫东,谌勇辉,彭澄廉.基于簇的层次敏感的可重构系统任务划分算法[J].计算机辅助设计与图形学学报,2006,18(5):667-673. 被引量:12
  • 2陈伟男,周博,彭澄廉.概率构造算法与遗传算法融合的可重构计算系统硬件任务划分[J].计算机辅助设计与图形学学报,2007,19(8):960-965. 被引量:4
  • 3COMPTON K, HAUCK S. Reconfigurable computing: A survey of systems and software [ J]. ACM Computing Surveys, 2002, 34(2) : 171 -210. 被引量:1
  • 4JOCH A, KOSSENTINI F, SCHWARZ H, et al. Performance comparison of video coding standards using Lagrangian coder control [ C]// Processing of 2002 IEEE International Conference on Image Processing. Washington, DC: IEEE Computer Society, 2002:501-504. 被引量:1
  • 5CAMPI F, TOMA M, LODI A, et al. A VLIW processor with reconfigurable instruction set for embedded applications [ J]. IEEE Journal of Solid-State Circuits, 2003, 38(11) : 1876 - 1886. 被引量:1
  • 6do NASCIMENTO P S B, de MEDEIROS V W C, SOUZA V L S, et al. A temporal partitioning methodology for reconfigurable high performance computers [ C]// Proceedings of the 2008 International Conference on Reconfigurable Computing and FPGAs. Washington, DC: IEEE Computer Society, 2008:307 -312. 被引量:1
  • 7KEJARIW A, VEIDENBAUM A V, NICOLAU A, et al. Challenges in exploitation of loop parallelism in embedded applications [ C]//Proceedings of the 4th International Conference on Hardware/ Software Codesign and System Synthesis. New York: ACM Press, 2006:173 - 180. 被引量:1
  • 8do NASCIMENTO P S B, de LIMA M E. Temporal partitioning for image processing based on time-space complexity in reconfigurable architecture [ C]//DATE'06: Proceedings of the Conference on Design, Automation and Test in Europe. Washington, DC: IEEE Computer Society, 2006:375 -380. 被引量:1
  • 9OU C-W, RANKA S. Parallel incremental graph partitioning [J]. IEEE Transactions on Parallel and Distributed Systems, 1997, 8 (8) : 884 - 896. 被引量:1
  • 10ZHANG X J, NG K W. A temporal partitioning approach based on reconfiguration granularity estimation for dynamically reconfigurable systems [C]// Proceedings of the 2nd IEEE International Conference on Field-Programmable Technology. Washington, DC: IEEE Computer Society, 2003:344-347. 被引量:1

共引文献9

同被引文献12

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部