期刊文献+

改进的偏向写调度的混合内存缓冲区调度策略 被引量:2

An Improved Hybrid Memory Buffer Scheduling Strategy with Write Preference
下载PDF
导出
摘要 提出一种新的相变存储器(PCM)和DRAM混合内存偏向写调度缓冲区页面调度策略(FWLRU)。该策略根据PCM和DRAM在读上区别不大,所以只进行"写"热页调度进入DRAM,而不专门进行"读"热页的调度,同时在PCM和DRAM的页面置换时,不淘汰页面,采取互换的原则,以增加页面的命中率和减少PCM的写。实验结果表明,该策略能有效提高页面的命中率和减少PCM的写。 A proposal has been made of a new hybrid memory scheduling strategy(FWLRU)for phase change memory(PCM)and DRAM.Based on the difference between PCM and DRAM in reading,this proposed strategy only performs"write"hot page scheduling to enter DRAM instead of"read"hot page scheduling.Meanwhile,pages will not be eliminated in the page replacement of PCM and DRAM,with the principle of exchange adopted to increase the hit rate of pages and reduce PCM writing.The experimental results show that the strategy can effectively improve the hit rate of pages and reduce PCM writing.
作者 刘兵 汪令辉 张锐 崔莹 段峰 LIU Bing;WANG Linghui;ZHANG Rui;CUI Ying;DUAN Feng(School of Computer Science and Technology,University of Science and Technology of China,Heifei 230027,China;Department of Information Engineering,Tongling Vocational and Technical College,Tongling Anhui 244061,China;Tongling Nonferrous Metals Group Co.,Tongling Anhui,244000,China)
出处 《湖南工业大学学报》 2020年第4期48-53,共6页 Journal of Hunan University of Technology
基金 安徽省高校自然科学研究基金资助重点项目(KJ2018A0749,KJ2018A0751)。
关键词 非易失存储器 相变存储 混合内存 缓冲区调度 non-volatile memory phase change memory hybrid main memory buffer scheduling
  • 相关文献

参考文献1

二级参考文献41

  • 1Nahas J, Andre T, Subramanian C, et al. A 4Mb 0.18m 1T1MTJ toggle MRAM memory [C]//Proc of IEEE Int Conf on Solid-State Circuits ( ISSCC 2004 ). Piscataway, NJ : IEEE, 2004: 44-512. 被引量:1
  • 2Lee B C, Ipek E, Mutlu O, et al. Architecting phase change memory as a scalable dram alternative[J]. ACM SIGARCH Computer Architecture News, 2009, 37(3): 2-13. 被引量:1
  • 3Bedesehi F, Resta C, Khouri O, et al. An 8Mb demonstrator for high-density 1.8 V phase-change memories [C]//Proc of IEEE Symp on VLSI Circuits, Digest of Technical Papers. Piseataway, NJ: IEEE, 2004:442-445. 被引量:1
  • 4Burr G W, Kurdi B N, Scott J C, et al. Overview of candidate device technologies for storage class memory [J]. IBM Journal of Research and Development, 2008, 52(4): 449-464. 被引量:1
  • 5Qureshi M K, Gurumurthi S, Rajendran B. Phase change memory: From devices to systems [J]. Synthesis Lectures on Computer Architecture, 2011, 6(4): 1-134. 被引量:1
  • 6Qureshi M K, Srinivasan V, Rivers J A. Scalable high performance main memory system using phase-change memory technology [J]. ACM SIGARCH Computer Architecture News, 2009, 37(3): 24-33. 被引量:1
  • 7Chen S, Gibbons P B, Nath S. Rethinking database algorithms for phase change memory [C/OL] //Proc of the 5th Biennial Conf on Innovative Data Systems Research (CIDR 2011). 2011: 21-31. [2013-03-10]. http://www. cidrdb. org/cidr2011/Papers/CIDR11_Paper3. pdf. 被引量:1
  • 8Lee B C, Ipek E, Mutlu O, et al. Architecting phase change memory as a scalabie dram alternative[J]. ACM SIGARCH Computer Architecture News, 2009, 37(3): 2-13. 被引量:1
  • 9Bheda R A. Energy efficient Phase Change Memory based main memory for future high performance systems [C] //Proc of IEEE on Int Green Computing Conf and Workshops (IGCC 2011). Piseataway, NJ: IEEE, 2011:1-8. 被引量:1
  • 10Lee B C, Ipek E, Mutlu O, et al. Phase change memory architecture and the quest for scalability [J]. Communications of the ACM, 2010, 53(7): 99-106. 被引量:1

共引文献20

同被引文献11

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部