期刊文献+

A Survey on Graph Processing Accelerators:Challenges and Opportunities 被引量:13

原文传递
导出
摘要 Graph is a well known data structure to represent the associated relationships in a variety of applications,e.g.,data science and machine learning.Despite a wealth of existing efforts on developing graph processing systems for improving the performance and/or energy efficiency on traditional architectures,dedicated hardware solutions,also referred to as graph processing accelerators,are essential and emerging to provide the benefits significantly beyond what those pure software solutions can offer.In this paper,we conduct a systematical survey regarding the design and implementation of graph processing accelerators.Specifically,we review the relevant techniques in three core components toward a graph processing accelerator:preprocessing,parallel graph computation,and runtime scheduling.We also examine the benchmarks and results in existing studies for evaluating a graph processing accelerator.Interestingly,we find that there is not an absolute winner for all three aspects in graph acceleration due to the diverse characteristics of graph processing and the complexity of hardware configurations.We finally present and discuss several challenges in details,and further explore the opportunities for the future research.
出处 《Journal of Computer Science & Technology》 SCIE EI CSCD 2019年第2期339-371,共33页 计算机科学技术学报(英文版)
基金 the National Key Research and Development Program of China under Grant No.2018YFB1003502 the National Natural Science Foundation of China under Grant Nos.61825202,61832006,61628204 and 61702201.
  • 相关文献

参考文献1

二级参考文献16

  • 1Banakar R, Steinke S, Lee B-S, et al. Scratchpad memory: design alternative for cache on-chip memory in embedded systems. In: CODES '02: Proceedings of the 10th International Symposium on Hardware/Software Codesign. Estes Park: ACM, 2002. 73-78. 被引量:1
  • 2Golumbic M C. Algorithmic Graph Theory and Perfect Graphs. 2nd ed. Amsterdam: North-Holland Publishing Co.,2004. 105-148. 被引量:1
  • 3Garey M R, Johnson D S. Computers and Intractability: A Guide to the Theory of NP-Completeness. New York: W. H. Freeman & Co., 1979. 190-205. 被引量:1
  • 4Li L, Nguyen Q H, Xue J L. Scratchpad allocation for data aggregates in superperfect graphs. In: Proceedings of the 2007 ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems. San Diego: ACM, 2007. 207-216. 被引量:1
  • 5Panda P R, Dutt N D, Nicolau A. Efficient utilization of scratch-pad memory in embedded processor applications. In: EDTC'97: Proceedings of the 1997 European Conference on Design and Test. Washington: IEEE Computer Society,1997. 被引量:1
  • 6Sjodin J, von Platen C. Storage allocation for embedded processors. In: CASES '01: Proceedings of the 2001 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems. Atlanta: ACM, 2001. 15-23. 被引量:1
  • 7Avissar O, Barua R, Stewart D. An optimal memory allocation scheme for scratch-pad-based embedded systems. ACM Trans Embed Comput Syst, 2002, 1: 6-26. 被引量:1
  • 8Hallnor E G, Reinhardt S K. A fully associative software-managed cache design. SIGARCH Comput Archit New, 2000,28: 107-116. 被引量:1
  • 9Moritz C A, Frank M, Amarasinghe S P. Flexcache: a framework for flexible compiler generated data caching. In: IMS'00: Revised Papers from the 2nd International Workshop on Intelligent Memory Systems. London: Springer-Verlag, 2001. 135-146. 被引量:1
  • 10Kandemir M, Ramanujam J, Irwin J, et al. Dynamic management of scratch-pad memory space. In: DAC'01: Proceedings of the 38th Conference on Design Automation. Las Vegas: ACM, 2001. 690-695. 被引量:1

共引文献2

同被引文献29

引证文献13

二级引证文献18

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部