期刊文献+

一种具有辅助耗尽效应的BiCMOS NJFET

A BiCMOS NJFET with Assisted-Depletion Effect
下载PDF
导出
摘要 基于BiCMOS工艺,提出了一种N沟道结型场效应晶体管(NJFET)。该NJFET通过在MOS管的栅极与漏极之间的N阱层上注入P型杂质,形成P型底部埋层(P-BOT)层。利用PBOT层的辅助耗尽效应来避免NJFET过早横向击穿,达到提高NJFET源-漏击穿电压的目的。采用Sentaurus TCAD软件对该BiCMOS NJFET的击穿电压进行仿真。结果表明,该NJFET的击穿电压达104V,在相同N阱掺杂浓度下,比传统NJFET提高了57.6%。 A novel assisted-depletion NJFET was designed in BiCMOS technology.The N-Well layer that was located at the region between gate and drain of the MOS transistor was implanted with boron,which had formed a buried P-BOT layer in the P-Sub.The P-BOT layer's assisted-depletion effect was used to raise the gate-drain breakdown voltage of NJFET by preventing the premature transverse breakdown.The breakdown voltage of the BiCMOS NJFET was simulated by Sentaurus TCAD tools.The simulation results showed that the breakdown voltage of the proposed NJFET structure had been improved to 104 V,which was enhanced up by 57.6% compared with that of the traditional NJFET at the same doping concentration in the N-Well layer.
作者 冯金荣 冯全源 陈晓培 FENG Jinrong; FENG Quanyuan; CHEN Xiaopei(Institute of Microelectronics , Southwest J iaotong University, Chengdu 611756, P. R. China)
出处 《微电子学》 CAS CSCD 北大核心 2018年第5期682-685,共4页 Microelectronics
基金 国家自然科学基金资助项目(61531016) 四川省科技支撑计划重点资助项目(2016GZ0059 2017GZ0110)
关键词 N沟道结型场效应晶体管 降低表面电场 击穿电压 BICMOS NJFET Resurf breakdown voltage BiCMOS
  • 相关文献

参考文献2

二级参考文献12

  • 1高峰,刘玉奎,刘勇.宽电压A/D、D/A转换器用BiCMOS工艺技术研究[J].微电子学,2007,37(1):20-23. 被引量:3
  • 2SHUI Guohua, TANG Zhaohuan,WANG Zhikuan, et al, Design of high-performance PJFET for the input stage of the integrated operational amplifier [J]. Chin J Semicond, 2010, 31(1): 34-38. 被引量:1
  • 3ARNABOLDI C, BOELLA G, PANZERI E, et al. JFET transistors for low-noise applications at low frequency [J]. IEEE Trans Nucl Sci, 2004, 51(6) :2975-2982. 被引量:1
  • 4LEVINZON F A. Noise of the JFET amplifier [J]. IEEE Trans Circ and Syst, 2000, 47(7): 981-985. 被引量:1
  • 5LEVINZON F A. Ultra-low-noise high-input impedance amplifier for low-frequency [J].IEEE Trans Cire and Syst, 2008, 55(7) : 1815-1822. 被引量:1
  • 6施敏(美).半导体器件物理[M].第二版.北京:电子工业出版社,1981:220. 被引量:1
  • 7宋洵奕,李泽宏,任敏,等.BCD集成器件与工艺之发展概述[A].全国半导体器件技术、产业发展研讨会论文集[c].2013:34-44. 被引量:1
  • 8D R Disney,A K Paul,M Darwish,et al.A New 800 V Lateral MOSFET With Dual Conduction Paths[A].IEEE ISPSD[C].2001:399-402. 被引量:1
  • 9S Banerjee, V Parthasarathy, M Manley.Design of Stable 700 V Lateral MOSFET for New Generation, Low-cost Off-line SMPS[A].IEEE ISPSD[C].2010 : 269-272. 被引量:1
  • 10M Venturato, G Cantone, F Ronchi,et al.A Novel 0.35 pm 800 V BCD Technology Platform for Offiine Applications[A]. IEEE ISPSD[C].2012: 397-400. 被引量:1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部