期刊文献+

基于滑窗流水的高性能可配置viterbi译码器 被引量:1

Sliding Window Pipelined High Performance Reconfigurable Viterbi Decoder
下载PDF
导出
摘要 为了对无线通信卷积编码多标准支持,同时为了适应未来高速率卷积编码需求,基于滑窗流水的前向回溯基四算法,实现了支持多标准的高性能可配置viterbi译码器,该译码器峰值吞吐可达到1.15Gbps@6144bit,600MHz.与主流商用viterbi译码器相比,全球领先的半导体公司-TI的viterbi译码器VCP2数据处理能力为9.5Mbps@40bit,333 MHz,本文中译码器数据处理能力为32.173 Mbps@40bit,333 MHz,性能提升约3.3倍.此外,该译码器在面积与功耗方面也优于其它可配置型viterbi译码器,在未来高速率卷积译码中有很大应用前景. In order to support multbstandard for convolutional coding in wireless communication, and to meet therequirement of high data rate in the future. A radix-4 multi-standard high performance reconfigurable viterbi decoderbased on the sliding window pipeline technique with forward tracebaek algorithm was implemented. The peakthroughput of the decoder can reach up to 1.15Gbps@6144bit, 6O0MHz. Compared with the mainstream commercialviterbi decoder, the data processing speed of VCP2 which is proposed by Texas Instruments company is 9. 5Mbps@40bit,333MHz, and the data processing speed of viterbi decoder in this paper is 32. 173Mbps@40bit, 333MHz,performance improved about 3.3 times. In addition, the decoder is superior to other reconfigurable viterbi decodersin area and power consumption. It has great application prospect in the future high data rate convolutional decoding.
出处 《微电子学与计算机》 CSCD 北大核心 2018年第2期32-36,共5页 Microelectronics & Computer
基金 中国科学院战略性先导科技专项(XDA06011000) 国家科技支撑计划(2014BAH32B00)
关键词 可配置 VITERBI译码器 高性能 滑窗流水 前向回溯 reconfigurable viterbi decoder high performance sliding window pipeline technique forward traceback
  • 相关文献

参考文献1

二级参考文献11

  • 1王建新,于贵智.Viterbi译码器回溯算法实现研究[J].电子与信息学报,2007,29(2):278-282. 被引量:6
  • 2Wang L O, Li Z Y. Design and implementation of a parallel processing Viterbi decoder using FPGA [ C ]//Proceedings of Intemational Conference on Artificial Intelligence and Education, Hangzhou, China, 2010 : 77 - 80. 被引量:1
  • 3Batcha M F N, Sha'Ameri A Z. Canfigurable adaptive Viterbi decoder for GPRS, EDGE and WiMAX [ C ]//Proceedings of IEEE International Conference on Telecommunications and International Conference on Communications, Malaysia, 2007 : 237 - 241. 被引量:1
  • 4Byun S, Lee S, Park S C. Implementation of the modified state mapping Viterbi decoder with radix-4[ C]//Proceedings of Intemational Conference on Communication Technology, China, 2006 : 1 - 4. 被引量:1
  • 5Hsu Y H, Hsu C Y, Kuo T S. Low complexity radix-4 butterfly design for the Viterbi decoder [ C ]//Proceedings of IEEE 64th Vehicular Technology Conference, Montreal, Canada, 2006 : 1 - 5. 被引量:1
  • 6Abdallah R A, Lee S J, Goel M, et al. Low-power prodecoding based Viterbi decoder tor tail-biting eonvolutionat codes [ C ]//Proeeedings of IEEE Workshop ou Signal Processing Systems, Finland, 2009 : 185 - 190. 被引量:1
  • 7Santhi M, Lakshminarayanan G, Suudaram R. el al. Synchronous pipelined two-stage radix-4 200Mbps MB-OFDM UWB Viterbi decoder on FPGA [ C ]//Proceedings of International SoC Desigla Conference, Busan, Kurea, 2009: 468 - 471. 被引量:1
  • 8Choi S W, Kang K M, Sang-Sung S S. A two-stage radix-4 Viterbi decoder for muhiband OFDM UWB systems[J]. ETRI Journal, 2008, 30 ( 6 ) : 850 - 852. 被引量:1
  • 9Lai K Y T. A high-speed low-power pipeliued Viterbi decoder: breaking the ACS-bottleneek [ C ]//Preceedings of 2010 International Conference on Green Circuits and Systems, Shanghai, China, 2010 : 334 - 337. 被引量:1
  • 10Haridas S L, Choudhari N K. Design of Viterbi decoder with minimum transition hybrid register exchange processing [ C ]// Proceedings of International Conference and Workshop on Emerging Trends in Technology, Mumbai, India, 2010: 432 - 434. 被引量:1

共引文献1

同被引文献2

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部