期刊文献+

一种新的片上网络拥塞感知容错路由算法

A new congestion-aware fault-tolerant routing algorithm for networks-on-chips
下载PDF
导出
摘要 提出一个有效的路由通道选择机制,实现了基于片上网络(networks on chips,No C)的拥塞感知的自适应容错路由算法(congestion-aware adaptive fault-tolerant routing algorithm,CAFR)。该算法基于Up*/Down*路由算法得出源节点到目的节点每条路径的转向概率,再根据每条链路的两端路由器剩余内存时隙得出一个加权链路,最后由每条路径权重值和其路径的转向概率计算出源地址到目的地址各条路径的总权重值。实验结果表明,在无故障条件下,该算法的平均延迟和平均吞吐率都能维持较好水平。在故障条件下,该算法相对其他算法在吞吐量衰减方面有很大改善,尤其在故障率达到20%时,该算法吞吐量只有44.32%的衰减,而其他有容错性能的算法衰减达到48%~70%。 We put forward an effective routing channel selection mechanism to realize the adaptive fault-tolerant routing algorithm with ability of congestion aware on NoC, called CAFR( congestion-aware adaptive fault-tolerant routing algorithm). CAFR algorithm gets the turning probability of each path from the source node to the destination node based on the Up^* / Down^* routing algorithm; secondly, it gets a weighted link according to the remaining memory time-slot of the endpoint router in each link; finally, the total weight value in each path from the source node to the destination node is calculated according to the weight value of each path and its path turning probability. Experimental results show that the algorithm can maintain a good level on the performance of average latency and average saturation throughput under the condition of trou- ble-free. Under fault conditions, the algorithm has greatly improved the attenuation of the throughput compared with other algorithms. Especially When the failure rate reach 20% , the algorithm only get 44.32% decay on the throughput, and other fault tolerant algorithms get 48% -70% decay.
出处 《重庆邮电大学学报(自然科学版)》 CSCD 北大核心 2017年第2期167-175,共9页 Journal of Chongqing University of Posts and Telecommunications(Natural Science Edition)
基金 国家自然科学基金(61572520)~~
关键词 片上网络 拥塞感知 Up*/Down*路由算法 加权链路 networks-on-chips congestion aware Up ^*/Down^* routing algorithm weighted link
  • 相关文献

参考文献3

二级参考文献32

  • 1Benini L,De Micheli G. Networks on chips:a new SoC paradigm[J].{H}COMPUTER,2002,(1):70-78. 被引量:1
  • 2Hofmann K. Network-on-chip:challenges for the interconnect and I/O-architecture[A].Los Alamitos:IEEE Computer Society Press,2012.252-253. 被引量:1
  • 3Boppana R V,Chalasani S. Fault-tolerant routing with non-adaptive wormhole algorithms in mesh networks[A].Los Alamitos:IEEE Computer Society Press,1994.693-702. 被引量:1
  • 4Feng C C,Lu Z H,Jantsch A. A reconfigurable fault-tolerant deflection routing algorithm based on reinforcement learning for network-on-chip[A].{H}New York:ACM Press,2010.11-16. 被引量:1
  • 5Flich J,Rodrigo S,Duato J. An efficient implementation of distributed routing algorithms for NoCs[A].Los Alamitos:IEEE Computer Society Press,2008.87-96. 被引量:1
  • 6Rodrigo S,Flieh J,Roca A. Addressing manufacturing challenges with cost-efficient fault tolerant routing[A].Los Alamitos:IEEE Computer Society Press,2010.25-32. 被引量:1
  • 7Raik J,Govind V,Ubar R. An external test approach for network-on-a-chip switches[A].Los Alamitos:IEEE Computer Society Press,2006.437-442. 被引量:1
  • 8郑焱;王红;杨士元.基于功能故障模型的NoC容错路由[A]{H}合肥:合肥工业大学出版社,2010204-208. 被引量:1
  • 9Kim J,Park D,Nicopoulos C. Design and analysis of an NoC architecture from performance,reliability and energy perspective[A].{H}New York:ACM Press,2005.173-182. 被引量:1
  • 10Mandal S K,Denton R,Mohanty S P. Low power nanoscale buffer management for network on chip routers[A].{H}New York:ACM Press,2010.245-250. 被引量:1

共引文献11

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部