2Wristers I). Complex Trade-Offs-Enahlement of Moore and More Than Moore [ C ]//2013 ln ternati:mal Conference on IC Design and Techno|:gy, 2013 : 1 - 2. 被引量：1
3Heinig A, Dietri:'h M, Herkersdoff A, et al. System Integration- The Bridge between More Than Moore and More Moore, Design [ C ]//2014 Autcmlation and Test in Europe Canferenee and Exhi- hitian (DATE) ,2014: 1-9,. 被引量：1
4Hui Mitt lee, En-Xiao Liu, Er-Ping Li, el a|. Impact of Teehnnlogy Sealing :m Electrical Characteristies of Through-Silicon Via Corre- lated with Equivalent Cir{'uits [ C]//EMC Europe 2011 York, 2011,339-344. 被引量：1
5Qian I.ibo,Zhu Zhangming, Yang Yintang. System IJevel Perform- anee Evaluatian of Three-Dimensional Integrated Circuit [ C ]// 2011 IEEE 9th lnternatiol:tal Conference on ASIC (ASICON), 2011:694-697. 被引量：1
6Chen K N ,Tan C S. Integration S:'hemes and En',dfling Technologies for Three-Dimensional Integrated Circuits [ J ]. lET Computers and Digital Techniques ,2011,5 ( 3), 160-168. 被引量：1
7Chang-Hsin Cheng, Chung-Kai Liu, Hsing-Chumlg Liu, et al. On- Line Error Detection and Correction Techniques for "PSV in 'l]lree- Dimensional Integrated Circuit[ C]//2011 International Symp:sium on Intelligent Signal Processing and Communications Systems ( IS- PACS) ,2011,1-5. 被引量：1
8Civale Y,Redolfi A,Jaenen P,et al. Through-Silicon Via Technol- ogy for Three-Dimensional Integrated Circuit Manufacturing[ C ]// 2012 35th IEEE/CPMT International Electronic Manufacturing Technology Symposium ( IE MT), 2012 : 1 - 5. 被引量：1
