期刊文献+

一种完全前馈式单环多位Σ-Δ调制器 被引量:2

A Fully Feed-Forward Single Loop Multi-Bit Σ-Δ Modulator
下载PDF
导出
摘要 采用0.18μm CMOS工艺,设计了一款可用于UHF RFID阅读器芯片接收链路的Σ-Δ调制器。该调制器采用单环3阶4位量化结构,由开关电容电路实现。在过采样率为16的情况下,调制器能够处理大于-2dBFS的输入信号,在1.5 MHz信号带宽内,达到12位以上的有效分辨率。整个调制器在3.3V工作电压下消耗5mA电流。 Based on 0.18 μm CMOS process, a ∑-△ modulator suitable for the receive chain of UHF RFID reader chip was designed. The system architecture of the modulator was single loop third order 4 bit quantizing topology. The modulator was implemented with switched-capacitor circuits. It had an input signal swing of more than --2 dB FS and an ENOB of over 12 bits within a signal bandwidth of 1.5 MHz at an over sampling rate of 16. Its operating current was 5 mA from a single 3.3 V supply voltage.
出处 《微电子学》 CAS CSCD 北大核心 2015年第5期611-614,共4页 Microelectronics
基金 国家自然科学基金资助项目(61306034 61302005)
关键词 模数转换器 Σ-Δ调制器 开关电容 过采样数据转换器 Analog to digital converter ∑-△ modulator Switched capacitor Over sampling data converter
  • 相关文献

参考文献6

  • 1DAVID J, KENNETH M. Analog integrated circuit design [M]. Toronto: John Wiley & Sons, 1997. 被引量:1
  • 2MARQUES A, PELUSO V, STEYAERT M S, et al. Optimal parameters for AE modulator topologies [J]. IEEE Trans Circ Syst II, 1998, 45(9): 1232-1241. 被引量:1
  • 3SLIVA J, MOON U K, STEENSGAARD J, et al. Wideband love-distortion delta-sigma ADC [J]. Elec Lett, 2001, 37(12): 737-738. 被引量:1
  • 4BALMELLI P, HUANG Q T. A 25 MS/s 14 b 200 mW AE modulator in 0.18-μm CMOS [J]. IEEE J Sol Sta Circ, 2004, 39(12): 2161-2169. 被引量:1
  • 5DESSOUKY M, KAISER A. Very low voltage digital audio AE modulator with 88-dB dynamic range using local switch bootstrapping [J]. IEEE J Sol Sta Circ, 2001, 36(3): 349 -355. 被引量:1
  • 6BAIRD R T, FIEZ T S. Linearity enhancement of multibit delta-sigma A/D and D/A converters using data weighted averaging [J]. IEEE Trans Circ Syst II, 1995, 42(12): 753-762. 被引量:1

同被引文献1

引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部