期刊文献+

电离辐射环境下的部分耗尽绝缘体上硅n型金属氧化物半导体场效应晶体管可靠性研究 被引量:5

Reliability of partially-depleted silicon-on-insulator n-channel metal-oxide-semiconductor field-effect transistor under the ionizing radiation environment
原文传递
导出
摘要 随着半导体技术的进步,集成小尺寸绝缘体上硅器件的芯片开始应用到航空航天领域,使得器件在使用中面临了深空辐射环境与自身常规可靠性的双重挑战.进行小尺寸器件电离辐射环境下的可靠性试验有助于对器件综合可靠性进行评估.参照国标GB2689.1-81恒定应力寿命试验与加速寿命试验方法总则进行电应力选取,对部分耗尽绝缘体上硅n型金属氧化物半导体场效应晶体管进行了电离辐射环境下的常规可靠性研究.通过试验对比,定性地分析了氧化物陷阱电荷和界面态对器件敏感参数的影响,得出了氧化物陷阱电荷和界面态随着时间参数的变化,在不同阶段对器件参数的影响.结果表明,总剂量效应与电应力的共同作用将加剧器件敏感参数的退化,二者的共同作用远大于单一影响因子. With the development of semiconductor technology, the small size silicon-on-insulator metal-oxide-semiconductor field-effect transistor devices start to be applied to the aerospace field, which makes the device in use face dual challenges of the deep space radiation environment and conventional reliability. The small size device reliability test under ionizing radiation environment is conducible to the assessing of the comprehensive reliability of the device. With reference to the national standard GB2689.1-81 constant stress life test and accelerated life test method for the general electric stress, the conventionul reliability of the sub-micron type partially-depleted silicon-on-insulator n-channel metal-oxide- semiconductor is studied under the ionizing radiation environment. The experiment is divided into three groups marked by A, B and C. For all the experimental devices, the gate oxide tox = 12.5 nm, channel length L = 0.8 μm and width W = 8 μm, and nominal operating voltage V = 3.5 V. We carry out the electrical stress test on A group after irradiation with γ-ray dose up to 1 ~ 104 Gy (Si) under the bias condition. Before group B is tested, it has been irradiated by the same dose v-ray and annealed for one week. Group C is not irradiated by γ-ray before the electric stress test. After irradiation we measure the DC characteristics of the devices: the drain current versus gate voltage (IDs-VGs) and the drain current versus drain voltage (IDs-VDs). The hot carrier injection (HCI) experiment is periodically interrupted to measure the DC characteristics of the device. The sensitive parameters of HCI and irradiation are VT, GM and IDlin, and after HCI stress, all parameters are degenerated. Through the contrast test, we qualitatively analyze the influences of the oxide trap charge and interface state on the sensitive parameters. We obtain the curve of the oxide trap charge and interface state versus time, and the influences of the different stages on device parameters. The results show that
出处 《物理学报》 SCIE EI CAS CSCD 北大核心 2015年第8期246-252,共7页 Acta Physica Sinica
基金 国家自然科学基金(批准号:11475255)资助的课题~~
关键词 可靠性 绝缘体上硅n型金属氧化物半导体场效应晶体管 总剂量效应 电应力 reliability, silicon-on-insulator n-channel metal-oxide-semiconductor field-effect transistor, total ionizing dose effect, electrical stress
  • 相关文献

参考文献6

二级参考文献27

  • 1刘红侠,郑雪峰,郝跃.NBT导致的深亚微米PMOS器件退化与物理机理[J].物理学报,2005,54(3):1373-1377. 被引量:4
  • 2BLAT C E,NICOLLIAN E H,POINDEXTER E H.Mechanism of negative-bias temperature instability[J].J Appl Phys,1991,69(3):1712-1720. 被引量:1
  • 3JEPPSON K O,SVENSSON C M.Negative biasstress of MOS devices at high electric fields and deg-radation of NMOS devices[J].J Appl Phys,1977,48(5):2004-2014. 被引量:1
  • 4OGAWA S,SHIMAYA M,SHIONO N.Interface-trap generation at ultrathin SiO2(4-6nm)–Si inter-faces during negative-bias temperature aging[J].JAppl Phys,1995,77(3):1137-1148. 被引量:1
  • 5LIU S T,JENKINS W C,HUGHES H L.Total dose radiation hard0.35μm SOI CMOS technology[J].IEEE Trans Nucl Sci,1998,45(6):2442-2449. 被引量:1
  • 6SCHWANK J R,FERLET-CAVROIS V,SHANEY-FELT M R,et al.Radiation effects in SOI technolo-gies[J].IEEE Trans Nucl Sci,2003,50(3):522-538. 被引量:1
  • 7FECHNER P S,DOUGAL G D,SULLWOLD J G,et al.Radiation Hardened SOI CMOS and1M SRAM[C]//Proc IEEE Int SOI Conf.Fish Camp,CA,USA.1997:172-173. 被引量:1
  • 8CHEN C E D,MATLOUBIAN M,SUNDARESAN R,et al.Single-transistor latch in SOI MOSFET’s[J].IEEE Elec Dev Lett,1988,9(12):636-638. 被引量:1
  • 9CAVIGLIA A L,ILIADIS A A.Linear dynamic self-heating in SOI MOSFET's[J].IEEE Elec Dev Lett,1993,14(3):133-135. 被引量:1
  • 10CHEN C E D,et al.Single-transistor latch in SOI MOSFETs[J].IEEE Elec Dev Lett,1988,9(12):636-638. 被引量:1

共引文献19

同被引文献15

引证文献5

二级引证文献13

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部