1Ling Zhuo.High-performance linear algebra on reconfigu- rable computing system[D].US,SC:University of South- em California,2007. 被引量：1
2Pmsenjit Biswas,Pmmod P Udupa.Accelerating Numeri- cal Linear Algebra Kernels on a Scalable Run Time Recon gurable Platform[C].2010 IEEE Annual Sympo- sium on VLSI,2010:161-166. 被引量：1
6Lionel M Ni,Kai Hwang.Vector reduction methods for arithmetic pipelines[C].Proeeedings of the 6th Interna- tional Symposium on Computer Arittmaetic,1983:144- 150. 被引量：1
7Ling Zhuo,Viktor K Prasanna. High-performance and area-efcient reduction circuits on FPGAs[C].Proceed- ings of the 17th International Symposium on Computer Architecture and High Performance Computing,2005: 1-8. 被引量：1
8Ling Zhuo,Viktor K Prasanna.High-performance designs for linear algebra operations on reconfigurable hardware [ C ]. IEEE Transactions on Computers, 2008, 57 (8): 1057-1071. 被引量：1
9Ling Zhuo,Viktor K Prasanna. Scalable hybrid designs for linear algebra on reconfigurable computing systems [C]. 1EEE Transactions on Computers,2008,57 (12): 1661-1675. 被引量：1
10Song Qingzeng, Gu Junhua.Design and implementation of an FPGA-based high-performance improved vector- reduction methodiC].2011 International Conference on Electronics and Optoelectronics (ICEOE 2011 ). 2011 : 52-55. 被引量：1
