期刊文献+

理想SOMOS的电容特性

Capacitance-Voltage Characteristics of Ideal SOMOS Structures
下载PDF
导出
摘要 三维集成是当前集成电路技术研究的热点之一,就三维集成的基本结构——SOMOS结构的低频和高频电容-电压特性进行了研究,建立了解析模型,并利用二维半导体器件仿真软件SILVACO对模型进行了验证,二者吻合良好。而后借助该模型,对不同的偏置条件下的低频和高频电容—电压特性的物理机理进行了探讨,证实了通过电容-电压特性法对三维堆叠结构进行无损表征的可行性。 Three-dimensional integration is of great interest to IC technology currently. Low and high frequency capacitance-voltage characteristics of the SOMOS structure, the basic investigated. An analytical model is proposed and verified using SILVACO. The results show that both are in good agreement. Based stack structure properties in 3 D integration, are the two-dimensional semiconductor simulator on the model, the physical mechanism of low and high frequency capacitance-voltage characteristics under various bias are researched. This work contributes to the non-destroyed characterization of the 3D stack structure in 3D integrations.
出处 《电子器件》 CAS 北大核心 2014年第5期822-825,共4页 Chinese Journal of Electron Devices
基金 国家自然科学基金项目(61076073) 教育部博士点基金项目(20133223110003)
关键词 三维集成 SOMOS 电容—电压特性 表征 three-dimensional integration SOMOS capacitance-voltage characteristics characterization
  • 相关文献

参考文献15

  • 1Kim Y, Kang S K, Kim S D, et al. Wafer Warpage Analysis of Stacked Wafers for 3D Integration [ J ]. Microelectronic Engineering, 2012,89:46-49. 被引量:1
  • 2Gueguen P,Ventosa C,Cicio L D,et al. Physics of Direct Donding: Applications to 3D Heterogeneous or Monohthic Integration[ J ]. Micro- electronic Engineering,2010,87:477-484. 被引量:1
  • 3Lim D F, Wei J, Leong K C, et al. Cu Passivation for Enhanced Low Temperature(≤ 300 ℃ ) Bonding in 3 D Integration [ J ]. Mi- croelectronic Engineering,2013,106 : 144-148. 被引量:1
  • 4Blanchant C L. Smart StackingTM Technology:An Industrial Solution for 3D Layer Stacking [ C ]//IEEE Integration Conference on Integrated Circuit Design and Technology ,2011,1-4. 被引量:1
  • 5Charleta B, Cioccioa L D, Dechampa J,et al. Chip-to-Chip Intercon- nections Based on the Wireless Capacitive Coupling for 3D Integration [ J ]. Microelectronic Engineering,2006,83:2195-2199. 被引量:1
  • 6Liu F Y,Ionica I,Guo Y F,et al. A New Extracting Method for Es- timating the Bonding Quality of Metal Bonding Wafers [ C ]// EuroSOl 2013, Paris : 1-4. 被引量:1
  • 7Ko C T,Chen K N. Reliability of Key Technologies in 3D Integration [ J ]. Micreelectronics Reliability ,2013,53:7-16. 被引量:1
  • 8Ko C T,Chen K N. Low Temperature Bonding Technology for 3D Integration [ J ]. Microelectronics Reliability,2012,52 : 302-311. 被引量:1
  • 9Ko C T, Chen K N. Wafer-Lovel Bonding/Stacking Technology for3 D Integration [ J ]. Microelectronics Reliability ,2010,50:481-488. 被引量:1
  • 10Tang Y S, Chang Y J, Chen K N. Wafer-Level Cu-Cu Bonding Technology [ J ]. Microelectronics Reliability ,2012,52:312-320. 被引量:1

二级参考文献6

  • 1J F Scott.铁电存储器[M].北京:清华大学出版社,2004,9:195-201. 被引量:1
  • 2Sun C L,Chen S Y,Yang M Y,et al.Characteristics of Pb(Zr0.53Ti0.47)O3 on Metal and Al2O3/Si Substrates[J].J Electrochem Soc,2001,148(11):203-206. 被引量:1
  • 3Kumar M Senthil,Sumathi R R,Giridharan N V,et al.On the Capacitance-Voltage Characteristics of Al/BaTiO3/GaN MFS Structures[J].Journal of Crystal Growth 237-239 (2002) 1176-1179. 被引量:1
  • 4钟维烈.铁电物理学[M].北京:科学出版社,2000. 被引量:10
  • 5张林涛,任天令,张武全,刘理天,李志坚.硅基PZT铁电薄膜的制备与性能研究[J].半导体技术,2001,26(1):49-52. 被引量:4
  • 6毕朝霞,张荣,李卫平,殷江,沈波,周玉刚,陈鹏,陈志忠,顾书林,施毅,刘治国,郑有炓.金属-铁电体-GaN结构研究[J].Journal of Semiconductors,2002,23(1):30-33. 被引量:1

共引文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部