期刊文献+

一种基于连续页面归并回收的旁路转换缓冲器

Translation look-aside buffer with consecutive page merging and recycling
下载PDF
导出
摘要 旁路转换缓冲器(TLB)是内存管理单元中加速虚拟页号到物理页号转换过程的核心部件。基于程序连续页面分配访问的局部性特征,提出一种基于连续页面归并回收的TLB地址映射框架。在基于两路组相联结构的Main TLB基础上,设计一个用于合并回收页面的RTLB,当Main TLB由于地址映射块冲突发生替换时,检查Main TLB中是否存在与旧翻译信息的虚拟页号(VPN)、物理页号(PPN)都连续的表项,并临时缓存到RTLB进行连续页面归并,合并后的表项映射范围扩大,有效提高了TLB的映射效率。基于EEMBC测试基准的实验表明,在表项数相同的情况下,提出的TLB与传统TLB相比,缺失率降低了47.72%,平均访问时间降低了4.42%,具有高性能、低功耗的特点。 Translation look-aside buffer( TLB) is the essential component of memory management unit for accelerating the translation from virtual page number( VPN) to physical page number( PPN). Based on the locality of reference in continuous page allocation and accessing,this paper proposed a 2-stage TLB architecture with consecutive page merging and recycling. By using RTLB for page merging and recycling,when old translation information in Main TLB was to be covered because of conflict,this TLB architecture would check whether the consecutive page of old entry was in Main TLB,then merged them and recycled into RTLB which could be reused later. The merged entry in RTLB with expanded mapping range could improve the mapping efficiency significantly. Experimental results from EEMBC show that the miss ratio of the proposed TLB decreases by47. 72% and the average access time decreases by 4. 42% compared to TLB architecture with the same entries in MTLB,which supports high performance and low cost embedded application.
出处 《计算机应用研究》 CSCD 北大核心 2014年第8期2376-2379,共4页 Application Research of Computers
关键词 内存管理单元 旁路转换缓冲器 连续页面归并 页面回收 低功耗 高性能 memory management unit(MMU) translation look-aside buffer(TLB) consecutive page merging page recy-cling low-power high performance
  • 相关文献

参考文献12

  • 1CHOI J H, LEE J H, PARK G H, et al. An advanced filtering TLB for low power consumption[ C ]//Proc of the 4th Symposium on Com-puter Architecture and High Performance Computing. [ S. 1. ] : IEEE Press, 2002 : 93- 99. 被引量:1
  • 2LEE J H, JEONG S W, KIM S D, et al. A banked-promotion trans- lation lookaside buffer system [ J ]. Journal of Systems Architec- ture,2002,47(14) :1065-1078. 被引量:1
  • 3CHANG Y J. An ultra low-power TLB design [ C ] //Proc of Confe- rence on Design, Automation and Test in Europe. 2006 : 1122-1127. 被引量:1
  • 4CHANG Y J, LAN M F. Two new techniques integrated for energy- efficient TLB design[J]. IEEE Trans on Very Large Scale Inte- gration ( VLSI ) Systems,2007,15 ( 1 ) : 13- 23. 被引量:1
  • 5LEE J H, WEEMS C, KIM S D. Selective block buffering TLB sys- tem for embedded processors [ J]. IEEE Proceedings Computers and Digital Techniques, lEE Proc,2005,152(4) :507-516. 被引量:1
  • 6刘坤杰,游海亮,严晓浪,葛海通.面向嵌入式应用的内存管理单元设计[J].浙江大学学报(工学版),2007,41(7):1078-1082. 被引量:4
  • 7武淑丽,孟建熠,王荣华,严晓浪,葛海通.基于预测缓存的低功耗TLB快速访问机制[J].计算机应用研究,2011,28(8):2964-2966. 被引量:2
  • 8葛海通..32位高性能嵌入式CPU及平台研发[D].浙江大学,2009:
  • 9HENNESSY J L, PATTERSON D A. Computer architecture: a quantitative approach [ M ]. 4th ed. San Francisco : Morgan Kaufmann Publishers ,2007 : 188-247. 被引量:1
  • 10SAMANTA R, SURPRISE J, MAHAPATRA R. Dynamic aggregation of virtual addresses in TLB using TCAM ceils [ C ]//Proc of the 21st International Conference on VLSI Design. [ S. 1. ] :IEEE Press,2008 : 243-248. 被引量:1

二级参考文献22

  • 1张宇弘,王界兵,严晓浪,汪乐宇.标志预访问和组选择历史相结合的低功耗指令cache[J].电子学报,2004,32(8):1286-1289. 被引量:6
  • 2潘国振,王界兵,严晓浪.高性能嵌入式CPU特殊指令单元的设计与实现[J].浙江大学学报(工学版),2005,39(2):211-215. 被引量:3
  • 3刘坤杰,游海亮,严晓浪,葛海通.面向嵌入式应用的内存管理单元设计[J].浙江大学学报(工学版),2007,41(7):1078-1082. 被引量:4
  • 4EKMAN M, DAHLGREN F, STENSTROM P. TLB and snoop ener- gy-reduction using virtual caches in low-power chip-multiprocessors [ C ]//Proe of the 2002 International Symposium on Low Power Electronics and Design. New York: ACM Press,2002:245-246. 被引量:1
  • 5SRIBALAN T, SANTHANM. Strong, ARM SAII0, a 160Mhz 32h 0. 5w CMOS ARM processor[ C]// Hot Chips 8: A Symposium on High-Performance Chips. 1996 : 119-130. 被引量:1
  • 6LEE J H, WEEMS C, KIMS D. Selective block buffering TLB system for embedded proccssom[ J]. IEEE Proceedings Computers and Digital Techniques ,2005,152(4) :507-516. 被引量:1
  • 7LEE J H, LEE J S, JEONG S W, etal. A banked-promotion TLB for high performance and low power[ C ]//Proc of International Conference on Computer Design. 2001:118-123. 被引量:1
  • 8MANNE S, KLAUSER A, GRUNWALD D, etal. Low power TLB design for high performance microprocessors[ R]. [ S. 1. ] : University of Colorado, 1997. 被引量:1
  • 9TALLURI M, HILL M D. Surpassing the TLB performance of superpagees with less operating system support [ C]//Proc of International Conference on Architectural Support for Programming Languages and Opolrating Systems -ASPLOS. San Jose, CA : ACM Press, 1994 : 171. 被引量:1
  • 10LEE J-H, JEONG S-W, KIM S-D, et al. A banked-promotion translation'lookaside buffer system [ J ]. Journal of Systems Architecture ,2002,47 ( 14-15 ) : 1065-1078. 被引量:1

共引文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部