期刊文献+

基于控阈技术的四值电流型CMOS电路设计 被引量:8

Design of Current-Mode CMOS Quaternary Circuits Bas edon Threshold-Controllable Technique
下载PDF
导出
摘要 以开关信号理论为指导 ,对电流型 CMOS电路中如何实现阈值控制进行了研究 .建立了实现阈值控制电路的电流传输开关运算 .在此基础上 ,设计了具有阈值控制功能的电流型 CMOS四值比较器、全加器及锁存器等电路 .通过对开关单元实施阈值控制后 ,所设计的电路在结构上得到了非常明显的简化 ,在性能上也获得了优化 .PSPICE模拟验证了所提出的电路具有正确的逻辑功能并且较之以往设计具有更好的瞬态特性和更低的功耗 . Guided by the switch signal-theory,how to realiz e the threshold controlling in current-mode CMOS circuits is studied.The operatio ns of current transmission switch used to realize threshold-controlling circuit s are established.On this basis,several current-mode CMOS circuits with thresho ld-controllable function are designed.These circuits include quaternary current comparator,quaternary full adder and quaternary latch.By employing the threshol d-controlling technique,not only is the construction of the circuits simplified considerably but also the performance of the circuits is improved.The computer simulations with PSPICE demonstrate that the proposed circuits have correct logi c function.Furthermore,they have a better transient characteristics and lower po wer dissipation than those of the previously reported ones.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2002年第5期523-528,共6页 半导体学报(英文版)
基金 国家自然科学基金资助项目 ( No.699730 39)~~
关键词 开关理论 多值逻辑 控阈技术 电流型CMOS 电路设计 四值比较器 全加器 锁存器 switch theory multiple-valued logic threshold -controllable technique current-mode CMOS
  • 相关文献

参考文献4

二级参考文献18

共引文献30

同被引文献59

  • 1杭国强.基于控阈技术的电流型CMOS全加器的通用设计方法[J].电子学报,2004,32(8):1367-1369. 被引量:8
  • 2TANNO K, ISHIZUKA O. Survey of multiple-valued circuit technologies [C]// International Workshop on Post-Binary ULSI Systems. Boston: IEEE, 2002. 被引量:1
  • 3CURRENT K W. Current-mode CMOS multiple-valued logic circuits [J]. IEEE Journal of Solid State Circuits, 1994, 29(2) : 95 - 107. 被引量:1
  • 4ISHIZUKA O, OHTA A, TANNNO K, et al. VLSI design of a quaternary multiplier with direct generation of partial products [C]// Proceedings of the International Symposium on Multiple-Valued Logic. Antigonish: IEEE, 1997: 169-174. 被引量:1
  • 5IKE T, HANYU T, KAMEYAMA M. Fully source coupled logic based multiple-valued VLSI [C]// Proceedings of the International Symposium on Multiple- Valued Logic. Los Alamitos: IEEE, 2002: 270-275. 被引量:1
  • 6ABD-EL-BARR M, AL-MUTAWA A. A new improved cost table-based technique for synthesis of 4- valued unary functions implemented using current-mode CMOS circuits [C]// Proceedings of the International Symposium on Multiple-Valued Logic. Warsaw: IEEE, 2001 .. 15 - 20. 被引量:1
  • 7MOCHIZUKI A, HANYU T. Low-power multiple valued current-mode logic using substrate bias control [J]. IEICE Transactions on Electronics, 2004, E87-C (4): 582 - 588. 被引量:1
  • 8KIM C, KANG S M. A low-swing clock double-edge triggered flip-flop [J]. IEEE Journal of Solid-State Circuits, 2002, 37(5): 648-652,. 被引量:1
  • 9Hasler P,Lande T S.Overview of floating-gate devices,circuits,and systems.IEEE Trans Circuits SystⅡ,2001,48(1):1 被引量:1
  • 10Shibata T,Ohmi T.Neuron MOS binary-logic integrated circuits-part Ⅰ:design fundamentals and soft-hardware-logic circuits implementation.IEEE Trans Electron Devices,1993,40(3):570 被引量:1

引证文献8

二级引证文献21

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部