期刊文献+

ESD与短脉冲EOS失效的微观形态分析及验证 被引量:9

Micromorphology Analysis and Verification on ESD and Short Pulse EOS Failure
下载PDF
导出
摘要 静电放电(ESD)和过电应力(EOS)是引起芯片现场失效的最主要原因,这两种相似的失效模式使得对它们的失效机理的判断十分困难,尤其是短EOS脉冲作用时间只有几毫秒,造成的损坏与ESD损坏很相似。因此,借助扫描电子显微镜(SEM)和聚焦离子束(FIB)等成像仪器以及芯片去层处理技术分析这两种失效机理的差别非常重要。通过实例分析这两种失效的机理及微观差别,从理论角度解释ESD和EOS的失效机理,分析这两种失效在发生背景、失效位置、损坏深度和失效路径方面的差异,同时对这两种失效进行模拟验证。这种通过失效微观形态进行研究的方法,可以实现失效机理的甄别,对于提高ESD防护等级和EOS防护能力有着重要的参考作用。 Electrostatic discharge (ESD)and electrical overstress (EOS)are major causes for field failures in integrated circuits.The similarity between EOS and ESD makes it very difficult to judge their failure mechanisms,especially for short EOS pulse duration of only a few milliseconds,resulting in damage similar to that of ESD.Therefore,it is very important to analyze the differences between the two failure mechanisms by means of advanced imaging equipment such as SEM and FIB,and advanced die delayering technology.The two failure mechanisms and the micro-differences between the two failure mechanisms were revealed through the analysis of practical examples.The failure mechanisms of ESD and EOS were explained theoretically,and the differences between the two failure mechanisms in the occurrence background,failure location,damage depth and failure path were analyzed,and then the two failures were simulated and verified.This method of failure micro-morphology study can realize the identification of failure mechanism and has an important reference for the improvement of the ESD protection grade and EOS protection capability.
作者 龚瑜 黄彩清 吴凌 Gong Yu;Huang Caiqing;Wu Ling(Shenzhen STS Microelectronics Co.,Ltd.,Shenzhen 518038,China)
出处 《半导体技术》 CAS 北大核心 2019年第1期58-64,共7页 Semiconductor Technology
关键词 过电应力(EOS) 静电放电(ESD) 聚焦离子束(FIB) 失效分析 芯片去层处理 electrical overstress (EOS) electrostatic discharge (ESD) focused ion beam (FIB) failure analysis (FA) die delayering
  • 相关文献

参考文献8

二级参考文献50

  • 1王勇,李兴鸿.深亚微米集成电路中的ESD保护问题[J].电子与封装,2005,5(10):26-31. 被引量:2
  • 2杜鸣,郝跃.CMOS工艺中栅耦合ESD保护电路[J].西安电子科技大学学报,2006,33(4):547-549. 被引量:6
  • 3陈兆轶,方培源,王家楫.CMOS器件及其结构缺陷的显微红外发光现象研究[J].固体电子学研究与进展,2006,26(4):460-465. 被引量:6
  • 4史宝华,贾新章,张德胜.微电子器件可靠性.西安:西安电子科技大学出版社,1999:172. 被引量:1
  • 5MIL-STD-883C method 3015.7,‘Military Standard Test Methods and Proc.For Microelectronics',Dept.of Defense,Washington,D.C,U.S.A,1989. 被引量:1
  • 6Electronic Industries Association Engineering Department,Electrostatic Discharge (ESD) Sensitivity Testing Machine Model (MM) Test Method A115-A,October 1997. 被引量:1
  • 7McPhee R A,Duvvury C,Rountree R,et al. Thick oxide performance under process variations. Proc 8th EOS/ESD Symp,1986:173. 被引量:1
  • 8Chen K L. Effect of interconnect process and snapback voltage on the ESD failure threshold of NMOS transistor. Proc 10th EOS/ESD Syrup,1988:212. 被引量:1
  • 9Amerasekera A, Van den Abeelen W, Van Roozendaal L,et al. ESD failure modes : characteristics, mechanisms, and process influences. IEEE Trans Electron Devices, 1992,39(2) :430. 被引量:1
  • 10Mistry K R,Krakauer D B,Doyle B S. Impact of snapback-induced hole injection on gate oxide reliability of NMOSFET's. IEEE Electron Device Lett,1990,11(10):460. 被引量:1

共引文献47

同被引文献40

引证文献9

二级引证文献14

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部